OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [rtl/] [verilog/] [mc_defines.v] - Diff between revs 11 and 16

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 16
Line 35... Line 35...
////                                                             ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////
 
 
//  CVS Log
//  CVS Log
//
//
//  $Id: mc_defines.v,v 1.3 2001-09-10 13:44:17 rudi Exp $
//  $Id: mc_defines.v,v 1.4 2001-11-29 02:16:28 rudi Exp $
//
//
//  $Date: 2001-09-10 13:44:17 $
//  $Date: 2001-11-29 02:16:28 $
//  $Revision: 1.3 $
//  $Revision: 1.4 $
//  $Author: rudi $
//  $Author: rudi $
//  $Locker:  $
//  $Locker:  $
//  $State: Exp $
//  $State: Exp $
//
//
// Change History:
// Change History:
//               $Log: not supported by cvs2svn $
//               $Log: not supported by cvs2svn $
 
//               Revision 1.3  2001/09/10 13:44:17  rudi
 
//               *** empty log message ***
 
//
//               Revision 1.2  2001/08/10 08:16:21  rudi
//               Revision 1.2  2001/08/10 08:16:21  rudi
//
//
//               - Changed IO names to be more clear.
//               - Changed IO names to be more clear.
//               - Uniquifyed define names to be core specific.
//               - Uniquifyed define names to be core specific.
//               - Removed "Refresh Early" configuration
//               - Removed "Refresh Early" configuration
Line 60... Line 63...
//               2) Fixed several minor bugs
//               2) Fixed several minor bugs
//
//
//               Revision 1.3  2001/06/12 15:19:49  rudi
//               Revision 1.3  2001/06/12 15:19:49  rudi
//
//
//
//
//               Minor changes after running lint, and a small bug fix reading csr and ba_mask registers.
//              Minor changes after running lint, and a small bug
 
//              fix reading csr and ba_mask registers.
//
//
//               Revision 1.2  2001/06/03 11:37:17  rudi
//               Revision 1.2  2001/06/03 11:37:17  rudi
//
//
//
//
//               1) Fixed Chip Select Mask Register
//               1) Fixed Chip Select Mask Register
Line 106... Line 110...
/////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////
//
//
// This are the default Power-On Reset values for Chip Select
// This are the default Power-On Reset values for Chip Select
//
//
 
 
 
// This will be defined by the run script for my test bench ...
 
//`define RUDIS_TB 1
 
 
// Defines which chip select is used for Power On booting
// Defines which chip select is used for Power On booting
`define MC_DEF_SEL              3'h1
 
 
// To run my default testbench default boot CS must be 3 !!!
 
`ifdef RUDIS_TB
 
`define MC_DEF_SEL              3'h3
 
`else
 
`define MC_DEF_SEL              3'h0
 
`endif
 
 
// Defines the default (reset) TMS value for the DEF_SEL chip select
// Defines the default (reset) TMS value for the DEF_SEL chip select
`define MC_DEF_POR_TMS  32'hffff_ffff
`define MC_DEF_POR_TMS  32'hffff_ffff
 
 
 
 
Line 126... Line 139...
//`define MC_HAVE_CS5   1
//`define MC_HAVE_CS5   1
//`define MC_HAVE_CS6   1
//`define MC_HAVE_CS6   1
//`define MC_HAVE_CS7   1
//`define MC_HAVE_CS7   1
 
 
 
 
 
// To run my default testbench those need to there !!!
 
`ifdef RUDIS_TB
 
`define MC_HAVE_CS2     1
 
`define MC_HAVE_CS3     1
 
`define MC_HAVE_CS4     1
 
`define MC_HAVE_CS5     1
 
`endif
 
 
/////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////
//
//
// Init Refresh
// Init Refresh
//
//
// Number of Refresh Cycles to perform during SDRAM initialization.
// Number of Refresh Cycles to perform during SDRAM initialization.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.