URL
https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk
[/] [mem_ctrl/] [trunk/] [rtl/] [verilog/] [mc_defines.v] - Diff between revs 16 and 18
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 16 |
Rev 18 |
| Line 35... |
Line 35... |
//// ////
|
//// ////
|
/////////////////////////////////////////////////////////////////////
|
/////////////////////////////////////////////////////////////////////
|
|
|
// CVS Log
|
// CVS Log
|
//
|
//
|
// $Id: mc_defines.v,v 1.4 2001-11-29 02:16:28 rudi Exp $
|
// $Id: mc_defines.v,v 1.5 2001-12-11 02:47:19 rudi Exp $
|
//
|
//
|
// $Date: 2001-11-29 02:16:28 $
|
// $Date: 2001-12-11 02:47:19 $
|
// $Revision: 1.4 $
|
// $Revision: 1.5 $
|
// $Author: rudi $
|
// $Author: rudi $
|
// $Locker: $
|
// $Locker: $
|
// $State: Exp $
|
// $State: Exp $
|
//
|
//
|
// Change History:
|
// Change History:
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.4 2001/11/29 02:16:28 rudi
|
|
//
|
|
//
|
|
// - More Synthesis cleanup, mostly for speed
|
|
// - Several bug fixes
|
|
// - Changed code to avoid auto-precharge and
|
|
// burst-terminate combinations (apparently illegal ?)
|
|
// Now we will do a manual precharge ...
|
|
//
|
// Revision 1.3 2001/09/10 13:44:17 rudi
|
// Revision 1.3 2001/09/10 13:44:17 rudi
|
// *** empty log message ***
|
// *** empty log message ***
|
//
|
//
|
// Revision 1.2 2001/08/10 08:16:21 rudi
|
// Revision 1.2 2001/08/10 08:16:21 rudi
|
//
|
//
|
| Line 111... |
Line 120... |
//
|
//
|
// This are the default Power-On Reset values for Chip Select
|
// This are the default Power-On Reset values for Chip Select
|
//
|
//
|
|
|
// This will be defined by the run script for my test bench ...
|
// This will be defined by the run script for my test bench ...
|
//`define RUDIS_TB 1
|
`define RUDIS_TB 1
|
|
|
// Defines which chip select is used for Power On booting
|
// Defines which chip select is used for Power On booting
|
|
|
// To run my default testbench default boot CS must be 3 !!!
|
// To run my default testbench default boot CS must be 3 !!!
|
`ifdef RUDIS_TB
|
`ifdef RUDIS_TB
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.