OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [rtl/] [verilog/] [mc_rf.v] - Diff between revs 20 and 22

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 20 Rev 22
Line 9... Line 9...
////                                                             ////
////                                                             ////
////  Downloaded from: http://www.opencores.org/cores/mem_ctrl/  ////
////  Downloaded from: http://www.opencores.org/cores/mem_ctrl/  ////
////                                                             ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////
////                                                             ////
////                                                             ////
//// Copyright (C) 2000 Rudolf Usselmann                         ////
//// Copyright (C) 2000-2002 Rudolf Usselmann                    ////
 
////                         www.asics.ws                        ////
////                    rudi@asics.ws                            ////
////                    rudi@asics.ws                            ////
////                                                             ////
////                                                             ////
//// This source file may be used and distributed without        ////
//// This source file may be used and distributed without        ////
//// restriction provided that this copyright statement is not   ////
//// restriction provided that this copyright statement is not   ////
//// removed from the file and that any derivative work contains ////
//// removed from the file and that any derivative work contains ////
Line 35... Line 36...
////                                                             ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////
 
 
//  CVS Log
//  CVS Log
//
//
//  $Id: mc_rf.v,v 1.7 2001-12-21 05:09:29 rudi Exp $
//  $Id: mc_rf.v,v 1.8 2002-01-21 13:08:52 rudi Exp $
//
//
//  $Date: 2001-12-21 05:09:29 $
//  $Date: 2002-01-21 13:08:52 $
//  $Revision: 1.7 $
//  $Revision: 1.8 $
//  $Author: rudi $
//  $Author: rudi $
//  $Locker:  $
//  $Locker:  $
//  $State: Exp $
//  $State: Exp $
//
//
// Change History:
// Change History:
//               $Log: not supported by cvs2svn $
//               $Log: not supported by cvs2svn $
 
//               Revision 1.7  2001/12/21 05:09:29  rudi
 
//
 
//               - Fixed combinatorial loops in synthesis
 
//               - Fixed byte select bug
 
//
//               Revision 1.6  2001/12/11 02:47:19  rudi
//               Revision 1.6  2001/12/11 02:47:19  rudi
//
//
//               - Made some changes not to expect clock during reset ...
//               - Made some changes not to expect clock during reset ...
//
//
//               Revision 1.5  2001/11/29 02:16:28  rudi
//               Revision 1.5  2001/11/29 02:16:28  rudi

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.