URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 116 |
Rev 118 |
| Line 35... |
Line 35... |
echo "Its name must be minsoc only."
|
echo "Its name must be minsoc only."
|
echo ""
|
echo ""
|
exit 1
|
exit 1
|
fi
|
fi
|
|
|
|
#NON STANDARD SCRIPT PART
|
|
echo "THIS SCRIPT HAS A NON-STANDARD BEGINNING."
|
|
echo "__________________________________________________________________________"
|
|
echo "${BOARD} requires another configuration for or1200_rel1."
|
|
|
|
echo ""
|
|
echo "Copying or1200_defines.v, to or1200 implementation directory..."
|
|
echo "(minsoc/rtl/verilog/or1200/rtl/verilog)"
|
|
echo "__________________________________________________________________________"
|
|
cp $BOARD_DIR/or1200_defines.v $MINSOC_DIR/rtl/verilog/or1200/rtl/verilog
|
|
echo ""
|
|
echo "REGULAR SCRIPT STARTS NOW"
|
|
echo "__________________________________________________________________________"
|
|
#~NON STANDARD SCRIPT PART
|
|
|
echo ""
|
echo ""
|
echo "This script sets up the SoC for simulations and synthesis."
|
echo "This script sets up the SoC for simulations and synthesis."
|
echo ""
|
echo ""
|
echo "In order to do so, SoC board's specific files for firmware compilation, "
|
echo "In order to do so, SoC board's specific files for firmware compilation, "
|
echo "testbench generation and synthesis are configured."
|
echo "testbench generation and synthesis are configured."
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.