?rev1line? |
?rev2line? |
|
#
|
|
# Soldered 50MHz clock.
|
|
#
|
|
NET "clk" LOC = "C9";
|
|
|
|
#
|
|
# Use button "south" as reset.
|
|
#
|
|
NET "reset" LOC = "K17" | PULLDOWN ;
|
|
|
|
#
|
|
# UART serial port (RS232 DCE) - connector DB9 female.
|
|
#
|
|
NET "uart_srx" LOC = "R7";
|
|
NET "uart_stx" LOC = "M14" | DRIVE = 8 | SLEW = SLOW ;
|
|
|
|
###########################
|
|
##
|
|
## ETH
|
|
##
|
|
#NET "eth_txd(3)" LOC = "t5";
|
|
#NET "eth_txd(2)" LOC = "r5";
|
|
#NET "eth_txd(1)" LOC = "t15";
|
|
#NET "eth_txd(0)" LOC = "r11";
|
|
#
|
|
#NET "eth_tx_en" LOC = "p15";
|
|
#NET "eth_tx_clk" LOC = "t7" | CLOCK_DEDICATED_ROUTE = FALSE;
|
|
#NET "eth_tx_er" LOC = "r6";
|
|
#
|
|
#NET "eth_rxd(3)" LOC = "v14";
|
|
#NET "eth_rxd(2)" LOC = "u11";
|
|
#NET "eth_rxd(1)" LOC = "t11";
|
|
#NET "eth_rxd(0)" LOC = "v8";
|
|
#
|
|
#NET "eth_rx_er" LOC = "u14";
|
|
#NET "eth_rx_dv" LOC = "v2";
|
|
#
|
|
#NET "eth_rx_clk" LOC = "v3" | CLOCK_DEDICATED_ROUTE = FALSE;
|
|
#
|
|
#NET "eth_mdio" LOC = "u5" | PULLUP;
|
|
#NET "eth_crs" LOC = "u13";
|
|
#NET "eth_col" LOC = "u6";
|
|
#NET "eth_mdc" LOC = "p9";
|
|
#
|
|
#NET "eth_trste" LOC = "p13"; #put it to a non connected FPGA pin (starter kit schematic BANK3)
|
|
#
|
|
#NET "eth_fds_mdint" LOC = "r13" | PULLUP; #put it to a non connected FPGA pin (starter kit schematic BANK3)(pullup not to generate interrupts)
|
|
###########################
|
|
|
|
#
|
|
# JTAG signals - on J4 6-pin accessory header.
|
|
#
|
|
|
|
#NET "jtag_tms" LOC = "D7" | PULLDOWN ;
|
|
#NET "jtag_tdi" LOC = "C7" | PULLDOWN ;
|
|
#NET "jtag_tdo" LOC = "F8" | SLEW = FAST | DRIVE = 8 ;
|
|
#NET "jtag_tck" LOC = "E8" | PULLDOWN ;
|
|
|
|
#net "jtag_gnd" loc = "k2"; #put it to a non connected FPGA pin (starter kit schematic BANK3)
|
|
#net "jtag_vref" loc = "k7"; #put it to a non connected FPGA pin (starter kit schematic BANK3)
|
|
|
|
#
|
|
# End of file.
|
|
#
|
