URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
[/] [minsoc/] [trunk/] [prj/] [src/] [minsoc_top.prj] - Diff between revs 89 and 158
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 89 |
Rev 158 |
| Line 1... |
Line 1... |
PROJECT_DIR=(backend rtl/verilog rtl/verilog/minsoc_startup rtl/verilog/or1200/rtl/verilog rtl/verilog/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog rtl/verilog/ethmac/rtl/verilog rtl/verilog/uart16550/rtl/verilog)
|
PROJECT_DIR=(backend rtl/verilog rtl/verilog/minsoc_startup rtl/verilog/or1200/rtl/verilog rtl/verilog/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog rtl/verilog/ethmac/rtl/verilog rtl/verilog/uart16550/rtl/verilog)
|
PROJECT_SRC=(minsoc_defines.v
|
PROJECT_SRC=(minsoc_defines.v
|
timescale.v
|
timescale.v
|
|
interconnect_defines.v
|
minsoc_top.v
|
minsoc_top.v
|
minsoc_tc_top.v
|
minsoc_tc_top.v
|
minsoc_onchip_ram.v
|
minsoc_onchip_ram.v
|
minsoc_onchip_ram_top.v
|
minsoc_onchip_ram_top.v
|
minsoc_clock_manager.v
|
minsoc_clock_manager.v
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
