URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
[/] [minsoc/] [trunk/] [rtl/] [verilog/] [minsoc_onchip_ram.v] - Diff between revs 6 and 7
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 6 |
Rev 7 |
| Line 434... |
Line 434... |
initial $display("Using Altera LPM.");
|
initial $display("Using Altera LPM.");
|
|
|
lpm_ram_dq lpm_ram_dq_component (
|
lpm_ram_dq lpm_ram_dq_component (
|
.address(addr),
|
.address(addr),
|
.inclock(clk),
|
.inclock(clk),
|
// .outclock(clk),
|
|
.data(di),
|
.data(di),
|
.we(wr),
|
.we(wr),
|
.q(doq_internal)
|
.q(doq_internal)
|
);
|
);
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
