URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
[/] [minsoc/] [trunk/] [sim/] [run/] [generate_bench] - Diff between revs 104 and 166
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 104 |
Rev 166 |
| Line 1... |
Line 1... |
#!/bin/sh
|
#!/bin/sh
|
iverilog -c ../../prj/sim/minsoc_verilog.src -o minsoc_bench
|
iverilog -Wimplicit -Wportbind -Wselect-range -Wsensitivity-entire-array -c ../../prj/sim/minsoc_verilog.src -o minsoc_bench
|
iverilog -Wimplicit -Wportbind -Wselect-range -Wsensitivity-entire-array -c ../../prj/sim/minsoc_verilog.src -o minsoc_bench
|
iverilog -Wimplicit -Wportbind -Wselect-range -Wsensitivity-entire-array -c ../../prj/sim/minsoc_verilog.src -o minsoc_bench
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
