| Line 4... |
Line 4... |
|
|
#define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
|
#define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
|
|
|
#define WAIT_FOR_XMITR \
|
#define WAIT_FOR_XMITR \
|
do { \
|
do { \
|
lsr = REG8(UART_BASE + UART_LSR); \
|
lsr = REG8(uart_base + UART_LSR); \
|
} while ((lsr & BOTH_EMPTY) != BOTH_EMPTY)
|
} while ((lsr & BOTH_EMPTY) != BOTH_EMPTY)
|
|
|
#define WAIT_FOR_THRE \
|
#define WAIT_FOR_THRE \
|
do { \
|
do { \
|
lsr = REG8(UART_BASE + UART_LSR); \
|
lsr = REG8(uart_base + UART_LSR); \
|
} while ((lsr & UART_LSR_THRE) != UART_LSR_THRE)
|
} while ((lsr & UART_LSR_THRE) != UART_LSR_THRE)
|
|
|
#define CHECK_FOR_CHAR (REG8(UART_BASE + UART_LSR) & UART_LSR_DR)
|
#define CHECK_FOR_CHAR (REG8(uart_base + UART_LSR) & UART_LSR_DR)
|
|
|
#define WAIT_FOR_CHAR \
|
#define WAIT_FOR_CHAR \
|
do { \
|
do { \
|
lsr = REG8(UART_BASE + UART_LSR); \
|
lsr = REG8(uart_base + UART_LSR); \
|
} while ((lsr & UART_LSR_DR) != UART_LSR_DR)
|
} while ((lsr & UART_LSR_DR) != UART_LSR_DR)
|
|
|
#define UART_TX_BUFF_LEN 32
|
#define UART_TX_BUFF_LEN 32
|
#define UART_TX_BUFF_MASK (UART_TX_BUFF_LEN -1)
|
#define UART_TX_BUFF_MASK (UART_TX_BUFF_LEN -1)
|
|
|
|
static unsigned long uart_base = 0;
|
|
|
char tx_buff[UART_TX_BUFF_LEN];
|
char tx_buff[UART_TX_BUFF_LEN];
|
volatile int tx_level, rx_level;
|
volatile int tx_level, rx_level;
|
|
|
void uart_init(void)
|
void uart_init(unsigned long base)
|
{
|
{
|
int divisor;
|
int divisor;
|
|
uart_base = base;
|
/* Reset receiver and transmiter */
|
/* Reset receiver and transmiter */
|
/* Set RX interrupt for each byte */
|
/* Set RX interrupt for each byte */
|
REG8(UART_BASE + UART_FCR) = UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT | UART_FCR_TRIGGER_1;
|
REG8(uart_base + UART_FCR) = UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT | UART_FCR_TRIGGER_1;
|
|
|
/* Enable RX interrupt */
|
/* Enable RX interrupt */
|
REG8(UART_BASE + UART_IER) = UART_IER_RDI | UART_IER_THRI;
|
REG8(uart_base + UART_IER) = UART_IER_RDI | UART_IER_THRI;
|
|
|
/* Set 8 bit char, 1 stop bit, no parity */
|
/* Set 8 bit char, 1 stop bit, no parity */
|
REG8(UART_BASE + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
|
REG8(uart_base + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
|
|
|
/* Set baud rate */
|
/* Set baud rate */
|
divisor = IN_CLK/(16 * UART_BAUD_RATE);
|
divisor = IN_CLK/(16 * UART_BAUD_RATE);
|
REG8(UART_BASE + UART_LCR) |= UART_LCR_DLAB;
|
REG8(uart_base + UART_LCR) |= UART_LCR_DLAB;
|
REG8(UART_BASE + UART_DLM) = (divisor >> 8) & 0x000000ff;
|
REG8(uart_base + UART_DLM) = (divisor >> 8) & 0x000000ff;
|
REG8(UART_BASE + UART_DLL) = divisor & 0x000000ff;
|
REG8(uart_base + UART_DLL) = divisor & 0x000000ff;
|
REG8(UART_BASE + UART_LCR) &= ~(UART_LCR_DLAB);
|
REG8(uart_base + UART_LCR) &= ~(UART_LCR_DLAB);
|
|
|
return;
|
return;
|
}
|
}
|
|
|
void uart_putc(char c)
|
void uart_putc(char c)
|
{
|
{
|
unsigned char lsr;
|
unsigned char lsr;
|
|
|
WAIT_FOR_THRE;
|
WAIT_FOR_THRE;
|
REG8(UART_BASE + UART_TX) = c;
|
REG8(uart_base + UART_TX) = c;
|
WAIT_FOR_XMITR;
|
WAIT_FOR_XMITR;
|
}
|
}
|
|
|
|
|
|
|
char uart_getc()
|
char uart_getc()
|
{
|
{
|
char c;
|
char c;
|
c = REG8(UART_BASE + UART_RX);
|
c = REG8(uart_base + UART_RX);
|
return c;
|
return c;
|
}
|
}
|
|
|
|
|
void uart_interrupt()
|
void uart_interrupt()
|
{
|
{
|
char lala;
|
char lala;
|
unsigned char interrupt_id;
|
unsigned char interrupt_id;
|
interrupt_id = REG8(UART_BASE + UART_IIR);
|
interrupt_id = REG8(uart_base + UART_IIR);
|
if ( interrupt_id & UART_IIR_RDI )
|
if ( interrupt_id & UART_IIR_RDI )
|
{
|
{
|
lala = uart_getc();
|
lala = uart_getc();
|
uart_putc(lala+1);
|
uart_putc(lala+1);
|
}
|
}
|
