URL
https://opencores.org/ocsvn/mips32r1/mips32r1/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 5 |
Rev 6 |
| Line 20... |
Line 20... |
to create a new Impact project file for your system, but no options
|
to create a new Impact project file for your system, but no options
|
are needed other than the configuration .bit file targeted for the
|
are needed other than the configuration .bit file targeted for the
|
Virtex-5 device). A default program built into the BRAM will print
|
Virtex-5 device). A default program built into the BRAM will print
|
a hello message to the LCD screen.
|
a hello message to the LCD screen.
|
|
|
Alternatively, a pre-build .bit file is located in the
|
Alternatively, a pre-built .bit file is located in the
|
"Hardware/XUPV5-LX110T_SoC" directory.
|
"Hardware/XUPV5-LX110T_SoC" directory.
|
|
|
4. Compile any of the software demos located in "Software/demos" using
|
4. Compile any of the software demos located in "Software/demos" using
|
the Makefile included with the demo. One of the output files from
|
the Makefile included with the demo. One of the output files from
|
the compilation will have a .xum extension. This is binary file that
|
the compilation will have a .xum extension. This is a binary file that
|
contains the code and data for the program. Use the XUM Bootloader
|
contains the code and data for the program. Use the XUM Bootloader
|
software (Windows) to send the .xum file over a serial port to the
|
software (Windows) to send the .xum file over a serial port to the
|
FPGA. When the program is sent, the CPU will reset and run it.
|
FPGA. When the program is sent, the CPU will reset and run it.
|
|
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.