OpenCores
URL https://opencores.org/ocsvn/mips32r1/mips32r1/trunk

Subversion Repositories mips32r1

[/] [mips32r1/] [trunk/] [Hardware/] [XUPV5-LX110T_SoC/] [MIPS32-Pipelined-Hw/] [Top_bitgen.xwbt] - Diff between revs 2 and 12

Show entire file | Details | Blame | View Log

Rev 2 Rev 12
Line 1... Line 1...
INTSTYLE=ise
INTSTYLE=ise
INFILE=C:\root\Work\Gauss\Final\Hardware\XUM_Singlecore\MIPS32-Pipelined-Hw\Top.ncd
INFILE=C:\root\Work\Gauss\opencores_svn\mips32r1\trunk\Hardware\XUPV5-LX110T_SoC\MIPS32-Pipelined-Hw\Top.ncd
OUTFILE=C:\root\Work\Gauss\Final\Hardware\XUM_Singlecore\MIPS32-Pipelined-Hw\Top.bit
OUTFILE=C:\root\Work\Gauss\opencores_svn\mips32r1\trunk\Hardware\XUPV5-LX110T_SoC\MIPS32-Pipelined-Hw\Top.bit
FAMILY=Virtex5
FAMILY=Virtex5
PART=xc5vlx110t-1ff1136
PART=xc5vlx110t-1ff1136
WORKINGDIR=C:\root\Work\Gauss\Final\Hardware\XUM_Singlecore\MIPS32-Pipelined-Hw
WORKINGDIR=C:\root\Work\Gauss\opencores_svn\mips32r1\trunk\Hardware\XUPV5-LX110T_SoC\MIPS32-Pipelined-Hw
LICENSE=ISE
LICENSE=ISE
USER_INFO=177303621_177303623_177303625_226
USER_INFO=177303621_177303623_177303625_226

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.