OpenCores
URL https://opencores.org/ocsvn/mips32r1/mips32r1/trunk

Subversion Repositories mips32r1

[/] [mips32r1/] [trunk/] [Hardware/] [XUPV5-LX110T_SoC/] [MIPS32-Pipelined-Hw/] [src/] [BRAM/] [BRAM_592KB_Wrapper.v] - Diff between revs 2 and 3

Show entire file | Details | Blame | View Log

Rev 2 Rev 3
Line 14... Line 14...
 * Description:
 * Description:
 *   Provides access to Block Memory through a 4-way handshaking protocol,
 *   Provides access to Block Memory through a 4-way handshaking protocol,
 *   which allows for multi-cycle and variably-timed operations on the
 *   which allows for multi-cycle and variably-timed operations on the
 *   data bus.
 *   data bus.
 */
 */
 
 
 
 
module BRAM_592KB_Wrapper(
module BRAM_592KB_Wrapper(
    input  clock,
    input  clock,
    input  reset,
    input  reset,
    input         rea,
    input         rea,
    input  [3:0]  wea,
    input  [3:0]  wea,
Line 77... Line 75...
        .doutb  (doutb)     // output [31 : 0] doutb
        .doutb  (doutb)     // output [31 : 0] doutb
    );
    );
 
 
endmodule
endmodule
 
 
 No newline at end of file
 No newline at end of file
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.