URL
https://opencores.org/ocsvn/mips32r1/mips32r1/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 3 |
Rev 12 |
| Line 14... |
Line 14... |
* Description:
|
* Description:
|
* Generates a 100 kHz clock signal and an indicator which pulses
|
* Generates a 100 kHz clock signal and an indicator which pulses
|
* in the middle of the high and low periods of the clock.
|
* in the middle of the high and low periods of the clock.
|
*/
|
*/
|
module I2C_Clock(
|
module I2C_Clock(
|
input clock, // 100 MHz
|
input clock, // 100 (66) MHz
|
input reset,
|
input reset,
|
inout scl, // A 100 kHz clock
|
inout scl, // A 100 (66) kHz clock
|
output scl_tick_90 // A pulse indicating the middle of the +/- scl levels
|
output scl_tick_90 // A pulse indicating the middle of the +/- scl levels
|
);
|
);
|
|
|
reg [7:0] count_4x;
|
reg [7:0] count_4x;
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
