OpenCores
URL https://opencores.org/ocsvn/mips32r1/mips32r1/trunk

Subversion Repositories mips32r1

[/] [mips32r1/] [trunk/] [Hardware/] [XUPV5-LX110T_SoC/] [MIPS32-Pipelined-Hw/] [src/] [MIPS32/] [Processor.v] - Diff between revs 9 and 10

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 9 Rev 10
Line 94... Line 94...
    wire ID_IsBDS;
    wire ID_IsBDS;
    wire ID_Left, ID_Right;
    wire ID_Left, ID_Right;
    wire ID_IsFlushed;
    wire ID_IsFlushed;
 
 
    /*** EX (Execute) Signals ***/
    /*** EX (Execute) Signals ***/
    wire EX_Stall;
    wire EX_ALU_Stall, EX_Stall;
    wire [1:0] EX_RsFwdSel, EX_RtFwdSel;
    wire [1:0] EX_RsFwdSel, EX_RtFwdSel;
    wire EX_Link;
    wire EX_Link;
    wire [1:0] EX_LinkRegDst;
    wire [1:0] EX_LinkRegDst;
    wire EX_ALUSrcImm;
    wire EX_ALUSrcImm;
    wire [4:0] EX_ALUOp;
    wire [4:0] EX_ALUOp;
Line 243... Line 243...
        .InstMem_Ready       (InstMem_Ready),
        .InstMem_Ready       (InstMem_Ready),
        .Mfc0                (ID_Mfc0),
        .Mfc0                (ID_Mfc0),
        .IF_Exception_Stall  (IF_Exception_Stall),
        .IF_Exception_Stall  (IF_Exception_Stall),
        .ID_Exception_Stall  (ID_Exception_Stall),
        .ID_Exception_Stall  (ID_Exception_Stall),
        .EX_Exception_Stall  (EX_Exception_Stall),
        .EX_Exception_Stall  (EX_Exception_Stall),
 
        .EX_ALU_Stall        (EX_ALU_Stall),
        .M_Stall_Controller  (M_Stall_Controller),
        .M_Stall_Controller  (M_Stall_Controller),
        .IF_Stall            (IF_Stall),
        .IF_Stall            (IF_Stall),
        .ID_Stall            (ID_Stall),
        .ID_Stall            (ID_Stall),
        .EX_Stall            (EX_Stall),
        .EX_Stall            (EX_Stall),
        .M_Stall             (M_Stall),
        .M_Stall             (M_Stall),
Line 541... Line 542...
        .B           (EX_ReadData2_Imm),
        .B           (EX_ReadData2_Imm),
        .Operation   (EX_ALUOp),
        .Operation   (EX_ALUOp),
        .Shamt       (EX_Shamt),
        .Shamt       (EX_Shamt),
        .Result      (EX_ALUResult),
        .Result      (EX_ALUResult),
        .BZero       (EX_BZero),
        .BZero       (EX_BZero),
        .EXC_Ov      (EX_EXC_Ov)
        .EXC_Ov     (EX_EXC_Ov),
 
        .ALU_Stall  (EX_ALU_Stall)
    );
    );
 
 
    /*** Execute -> Memory Pipeline Stage ***/
    /*** Execute -> Memory Pipeline Stage ***/
    EXMEM_Stage EXMEM (
    EXMEM_Stage EXMEM (
        .clock             (clock),
        .clock             (clock),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.