URL
https://opencores.org/ocsvn/mkjpeg/mkjpeg/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 25 |
Rev 36 |
| Line 93... |
Line 93... |
begin
|
begin
|
|
|
huf_buf_sel <= huf_buf_sel_s;
|
huf_buf_sel <= huf_buf_sel_s;
|
huf_rd_req <= huf_rd_req_s;
|
huf_rd_req <= huf_rd_req_s;
|
|
|
num_enc_bytes <= std_logic_vector(wraddr);
|
|
|
|
-------------------------------------------------------------------
|
-------------------------------------------------------------------
|
-- CTRL_SM
|
-- CTRL_SM
|
-------------------------------------------------------------------
|
-------------------------------------------------------------------
|
p_ctrl_sm : process(CLK, RST)
|
p_ctrl_sm : process(CLK, RST)
|
begin
|
begin
|
| Line 200... |
Line 198... |
huf_buf_sel_s <= not huf_buf_sel_s;
|
huf_buf_sel_s <= not huf_buf_sel_s;
|
end if;
|
end if;
|
end if;
|
end if;
|
end process;
|
end process;
|
|
|
|
-------------------------------------------------------------------
|
|
-- num_enc_bytes
|
|
-------------------------------------------------------------------
|
|
p_num_enc_bytes : process(CLK, RST)
|
|
begin
|
|
if RST = '1' then
|
|
num_enc_bytes <= (others => '0');
|
|
elsif CLK'event and CLK = '1' then
|
|
-- plus 2 for EOI marker last bytes
|
|
num_enc_bytes <= std_logic_vector(wraddr + 2);
|
|
end if;
|
|
end process;
|
|
|
|
|
end architecture RTL;
|
end architecture RTL;
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
-- Architecture: end
|
-- Architecture: end
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.