OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] [vhdl/] [makefile] - Diff between revs 25 and 39

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 25 Rev 39
Line 1... Line 1...
#Makefile for MIPS-lite
#Makefile for M-lite
 
 
#for ModelSim
#for ModelSim
#WORK_DIR = work
#WORK_DIR = work
#DEP_FILE = _primary.dat
#DEP_FILE = _primary.dat
#COMPILE = vcom -check_synthesis
#COMPILE = vcom -check_synthesis
Line 27... Line 27...
simulate: all
simulate: all
        vhdle -s -t 40us tbench -do simili.cmd -list trace.txt
        vhdle -s -t 40us tbench -do simili.cmd -list trace.txt
        -@..\tools\tracehex.exe
        -@..\tools\tracehex.exe
        -@start ed trace2.txt
        -@start ed trace2.txt
 
 
$(WORK_DIR)/mips_pack/$(DEP_FILE): mips_pack.vhd
$(WORK_DIR)/mlite_pack/$(DEP_FILE): mlite_pack.vhd
        $(COMPILE) mips_pack.vhd
        $(COMPILE) mlite_pack.vhd
 
 
$(WORK_DIR)/alu/$(DEP_FILE): mips_pack.vhd alu.vhd
$(WORK_DIR)/alu/$(DEP_FILE): mlite_pack.vhd alu.vhd
        $(COMPILE) alu.vhd
        $(COMPILE) alu.vhd
 
 
$(WORK_DIR)/bus_mux/$(DEP_FILE): mips_pack.vhd bus_mux.vhd
$(WORK_DIR)/bus_mux/$(DEP_FILE): mlite_pack.vhd bus_mux.vhd
        $(COMPILE) bus_mux.vhd
        $(COMPILE) bus_mux.vhd
 
 
$(WORK_DIR)/control/$(DEP_FILE): mips_pack.vhd control.vhd
$(WORK_DIR)/control/$(DEP_FILE): mlite_pack.vhd control.vhd
        $(COMPILE) control.vhd
        $(COMPILE) control.vhd
 
 
$(WORK_DIR)/mem_ctrl/$(DEP_FILE): mips_pack.vhd mem_ctrl.vhd
$(WORK_DIR)/mem_ctrl/$(DEP_FILE): mlite_pack.vhd mem_ctrl.vhd
        $(COMPILE) mem_ctrl.vhd
        $(COMPILE) mem_ctrl.vhd
 
 
$(WORK_DIR)/mult/$(DEP_FILE): mips_pack.vhd mult.vhd
$(WORK_DIR)/mult/$(DEP_FILE): mlite_pack.vhd mult.vhd
        $(COMPILE) mult.vhd
        $(COMPILE) mult.vhd
 
 
$(WORK_DIR)/pc_next/$(DEP_FILE): mips_pack.vhd pc_next.vhd
$(WORK_DIR)/pc_next/$(DEP_FILE): mlite_pack.vhd pc_next.vhd
        $(COMPILE) pc_next.vhd
        $(COMPILE) pc_next.vhd
 
 
$(WORK_DIR)/reg_bank/$(DEP_FILE): mips_pack.vhd reg_bank.vhd
$(WORK_DIR)/reg_bank/$(DEP_FILE): mlite_pack.vhd reg_bank.vhd
        $(COMPILE) reg_bank.vhd
        $(COMPILE) reg_bank.vhd
 
 
$(WORK_DIR)/shifter/$(DEP_FILE): mips_pack.vhd shifter.vhd
$(WORK_DIR)/shifter/$(DEP_FILE): mlite_pack.vhd shifter.vhd
        $(COMPILE) shifter.vhd
        $(COMPILE) shifter.vhd
 
 
$(WORK_DIR)/mips_cpu/$(DEP_FILE): mips_cpu.vhd \
$(WORK_DIR)/mlite_cpu/$(DEP_FILE): mlite_cpu.vhd \
        $(WORK_DIR)/mips_pack/$(DEP_FILE) \
        $(WORK_DIR)/mlite_pack/$(DEP_FILE) \
        $(WORK_DIR)/alu/$(DEP_FILE) \
        $(WORK_DIR)/alu/$(DEP_FILE) \
        $(WORK_DIR)/bus_mux/$(DEP_FILE) \
        $(WORK_DIR)/bus_mux/$(DEP_FILE) \
        $(WORK_DIR)/control/$(DEP_FILE) \
        $(WORK_DIR)/control/$(DEP_FILE) \
        $(WORK_DIR)/mem_ctrl/$(DEP_FILE) \
        $(WORK_DIR)/mem_ctrl/$(DEP_FILE) \
        $(WORK_DIR)/mult/$(DEP_FILE) \
        $(WORK_DIR)/mult/$(DEP_FILE) \
        $(WORK_DIR)/pc_next/$(DEP_FILE) \
        $(WORK_DIR)/pc_next/$(DEP_FILE) \
        $(WORK_DIR)/reg_bank/$(DEP_FILE) \
        $(WORK_DIR)/reg_bank/$(DEP_FILE) \
        $(WORK_DIR)/shifter/$(DEP_FILE)
        $(WORK_DIR)/shifter/$(DEP_FILE)
        $(COMPILE) mips_cpu.vhd
        $(COMPILE) mlite_cpu.vhd
 
 
$(WORK_DIR)/ram/$(DEP_FILE): mips_pack.vhd ram.vhd
$(WORK_DIR)/ram/$(DEP_FILE): mlite_pack.vhd ram.vhd
        $(COMPILE) -87 ram.vhd
        $(COMPILE) -87 ram.vhd
 
 
$(WORK_DIR)/tbench/$(DEP_FILE): mips_pack.vhd tbench.vhd \
$(WORK_DIR)/tbench/$(DEP_FILE): mlite_pack.vhd tbench.vhd \
        $(WORK_DIR)/mips_pack/$(DEP_FILE) \
        $(WORK_DIR)/mlite_pack/$(DEP_FILE) \
        $(WORK_DIR)/mips_cpu/$(DEP_FILE) \
        $(WORK_DIR)/mlite_cpu/$(DEP_FILE) \
        $(WORK_DIR)/ram/$(DEP_FILE)
        $(WORK_DIR)/ram/$(DEP_FILE)
        $(COMPILE) tbench.vhd
        $(COMPILE) tbench.vhd
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.