URL
https://opencores.org/ocsvn/mlite/mlite/trunk
[/] [mlite/] [trunk/] [vhdl/] [mlite_cpu.vhd] - Diff between revs 264 and 280
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 264 |
Rev 280 |
Line 60... |
Line 60... |
-- reset_in byte_we Stages
|
-- reset_in byte_we Stages
|
-- ns address data_w data_r 40 44 48 4c 50
|
-- ns address data_w data_r 40 44 48 4c 50
|
-- 3600 0 0 00000040 00000000 34040041 0 0 1
|
-- 3600 0 0 00000040 00000000 34040041 0 0 1
|
-- 3700 0 0 00000044 00000000 3405FFFF 0 0 2 1
|
-- 3700 0 0 00000044 00000000 3405FFFF 0 0 2 1
|
-- 3800 0 0 00000048 00000000 A0A40000 0 0 2 1
|
-- 3800 0 0 00000048 00000000 A0A40000 0 0 2 1
|
-- 3900 0 0 0000004C 41414141 00000000 1 0 2 1
|
-- 3900 0 0 0000004C 41414141 00000000 0 0 2 1
|
-- 4000 0 0 0000FFFC 41414141 XXXXXX41 0 0 3 2
|
-- 4000 0 0 0000FFFC 41414141 XXXXXX41 1 0 3 2
|
-- 4100 0 0 00000050 00000000 00000000 0 0 1
|
-- 4100 0 0 00000050 00000000 00000000 0 0 1
|
---------------------------------------------------------------------
|
---------------------------------------------------------------------
|
library ieee;
|
library ieee;
|
use work.mlite_pack.all;
|
use work.mlite_pack.all;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.