OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [doc/] [src/] [plb_interface.tex] - Diff between revs 47 and 78

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 47 Rev 78
Line 25... Line 25...
                \rowcolor{Gray}
                \rowcolor{Gray}
                \textbf{Name} & \textbf{Description} & \textbf{VHDL Type} &\textbf{Default Value} \bigstrut\\
                \textbf{Name} & \textbf{Description} & \textbf{VHDL Type} &\textbf{Default Value} \bigstrut\\
                \hline
                \hline
                \multicolumn{4}{|l|}{\textit{\textbf{Memory configuration}}} \\
                \multicolumn{4}{|l|}{\textit{\textbf{Memory configuration}}} \\
                \hline
                \hline
 
                \verb|C_FIFO_DEPTH| & depth of the generic FIFO, only applicable if \verb|C_MEM_STYLE| = \verb|"generic"| or \verb|"asym"|  & integer & 32 \bigstrut\\
 
                \hline
 
                \verb|C_MEM_STYLE| & the memory structure to use for the RAM, choice between 3 options: & string & \verb|"generic"| \bigstrut\\
 
                                                        & \verb|"xil_prim"| : use xilinx primitives & & \\
 
                                                & \verb|"generic"| : use general 32-bit RAMs & & \\
 
                                                & \verb|"asym"| : use asymmetric RAMs & & \\
 
                                                & (For more information see \ref{subsec:RAM_and_FIFO}) & & \bigstrut[b] \\
 
                \hline
 
                \verb|C_DEVICE| & device manufacturer: & string & \verb|"xilinx"| \\
 
                                                & \verb|"xilinx"| or \verb|"altera"| &  &  \bigstrut\\
 
                \hline
                \verb|C_BASEADDR| & base address for the IP core's memory space & std\_logic\_vector & X"FFFFFFFF" \bigstrut\\
                \verb|C_BASEADDR| & base address for the IP core's memory space & std\_logic\_vector & X"FFFFFFFF" \bigstrut\\
                \hline
                \hline
                \verb|C_HIGHADDR| & high address for the IP core's memory space & std\_logic\_vector & X"00000000" \bigstrut\\
                \verb|C_HIGHADDR| & high address for the IP core's memory space & std\_logic\_vector & X"00000000" \bigstrut\\
                \hline
                \hline
                \verb|C_M_BASEADDR| & base address for the modulus memory space & std\_logic\_vector & X"FFFFFFFF" \bigstrut\\
                \verb|C_M_BASEADDR| & base address for the modulus memory space & std\_logic\_vector & X"FFFFFFFF" \bigstrut\\

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.