OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [sim/] [Makefile] - Diff between revs 84 and 90

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 84 Rev 90
Line 2... Line 2...
VCOMOPS = -explicit -check_synthesis -2002 -quiet
VCOMOPS = -explicit -check_synthesis -2002 -quiet
#MAKEFLAGS = --silent
#MAKEFLAGS = --silent
HDL_DIR = ../rtl/vhdl/
HDL_DIR = ../rtl/vhdl/
 
 
##
##
# avs_aes hdl files
# hdl files
##
##
CORE_SRC =$(HDL_DIR)core/std_functions.vhd \
CORE_SRC =$(HDL_DIR)core/std_functions.vhd \
                 $(HDL_DIR)core/mod_sim_exp_pkg.vhd \
                 $(HDL_DIR)core/mod_sim_exp_pkg.vhd \
                 $(HDL_DIR)ram/dpram_generic.vhd \
                 $(HDL_DIR)ram/dpram_generic.vhd \
                 $(HDL_DIR)ram/tdpram_generic.vhd \
                 $(HDL_DIR)ram/tdpram_generic.vhd \

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.