OpenCores
URL https://opencores.org/ocsvn/modular_oscilloscope/modular_oscilloscope/trunk

Subversion Repositories modular_oscilloscope

[/] [modular_oscilloscope/] [trunk/] [hdl/] [epp/] [eppwbn_test_wb_side.vhd] - Diff between revs 19 and 22

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 22
Line 11... Line 11... 
--|   It only stores data in regiters with wishbone interconect
 
--|   It only stores data in regiters with wishbone interconect
 
--------------------------------------------------------------------------------
 
--------------------------------------------------------------------------------
 
--| File history:
 
--| File history:
 
--|   0.10   | dic-2008 | First release
 
--|   0.10   | dic-2008 | First release
 
--------------------------------------------------------------------------------
 
--------------------------------------------------------------------------------
 
--| Copyright ® 2008, Facundo Aguilera.
 
--| Copyright ® 2008, Facundo Aguilera.
 
--|
 
--|
 
--| This VHDL design file is an open design; you can redistribute it and/or
 
--| This VHDL design file is an open design; you can redistribute it and/or
 
--| modify it and/or implement it after contacting the author.
 
--| modify it and/or implement it after contacting the author.
 
 
 
 
 
 
 
 
 
library IEEE;
 
library IEEE;
 
use IEEE.STD_LOGIC_1164.ALL;
 
use IEEE.STD_LOGIC_1164.ALL;
 
use work.eppwbn_pgk.all;
 
use work.eppwbn_pkg.all;
 
--use IEEE.STD_LOGIC_ARITH.ALL;
 
--use IEEE.STD_LOGIC_ARITH.ALL;
 
 
 
 
 
 
 
 
 
entity eppwbn_test_wb_side is
 
entity eppwbn_test_wb_side is
 
  port(
 
  port(

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.