URL
https://opencores.org/ocsvn/mpmc8/mpmc8/trunk
[/] [mpmc8/] [trunk/] [rtl/] [mpmc10/] [mpmc10_pkg.sv] - Diff between revs 5 and 9
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 5 |
Rev 9 |
Line 42... |
Line 42... |
parameter AMSB = 28;
|
parameter AMSB = 28;
|
parameter TRUE = 1'b1;
|
parameter TRUE = 1'b1;
|
parameter FALSE = 1'b0;
|
parameter FALSE = 1'b0;
|
parameter CMD_READ = 3'b001;
|
parameter CMD_READ = 3'b001;
|
parameter CMD_WRITE = 3'b000;
|
parameter CMD_WRITE = 3'b000;
|
|
|
// State machine states
|
// State machine states
|
parameter IDLE = 4'd0;
|
typedef enum logic [3:0] {
|
parameter PRESET1 = 4'd1;
|
IDLE = 4'd0,
|
parameter PRESET2 = 4'd2;
|
PRESET1 = 4'd1,
|
parameter WRITE_DATA0 = 4'd3;
|
PRESET2 = 4'd2,
|
parameter WRITE_DATA1 = 4'd4;
|
WRITE_DATA0 = 4'd3,
|
parameter WRITE_DATA2 = 4'd5;
|
WRITE_DATA1 = 4'd4,
|
parameter WRITE_DATA3 = 4'd6;
|
WRITE_DATA2 = 4'd5,
|
parameter READ_DATA = 4'd7;
|
WRITE_DATA3 = 4'd6,
|
parameter READ_DATA0 = 4'd8;
|
READ_DATA = 4'd7,
|
parameter READ_DATA1 = 4'd9;
|
READ_DATA0 = 4'd8,
|
parameter READ_DATA2 = 4'd10;
|
READ_DATA1 = 4'd9,
|
parameter WAIT_NACK = 4'd11;
|
READ_DATA2 = 4'd10,
|
parameter WRITE_TRAMP = 4'd12; // write trampoline
|
WAIT_NACK = 4'd11,
|
parameter WRITE_TRAMP1 = 4'd13;
|
WRITE_TRAMP = 4'd12, // write trampoline
|
parameter PRESET3 = 4'd14;
|
WRITE_TRAMP1 = 4'd13,
|
|
PRESET3 = 4'd14
|
|
} mpmc10_state_t;
|
|
|
typedef struct packed
|
typedef struct packed
|
{
|
{
|
logic [18:0] tag;
|
logic [31:4] tag;
|
logic modified;
|
logic modified;
|
logic [127:0] data;
|
logic [127:0] data;
|
} mpmc10_cache_line_t;
|
} mpmc10_cache_line_t;
|
|
|
typedef struct packed
|
typedef struct packed
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.