OpenCores
URL https://opencores.org/ocsvn/mytwoqcache/mytwoqcache/trunk

Subversion Repositories mytwoqcache

[/] [mytwoqcache/] [trunk/] [2QCache.vhd] - Diff between revs 22 and 23

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 22 Rev 23
Line 386... Line 386...
                         else
                         else
                           putf <= '1';
                           putf <= '1';
                         end if;
                         end if;
                  when ramstart =>
                  when ramstart =>
                     if enableram = '1' then -- UPDATE
                     if enableram = '1' then -- UPDATE
                           if isfull = '0' then
 
                             tagBuff <= tagRAMOut;
 
                           end if;
 
                           if found /= 15 then
                           if found /= 15 then
                              tagBuff <= tagRAMOut;
                              tagBuff <= tagRAMOut;
                                  cindex <= tagRAMOut( found).cacheAddr;
                                  cindex <= tagRAMOut( found).cacheAddr;
                                  isfull <= '0';
                                  isfull <= '0';
                                  stateram <= ramupdate;
                                  stateram <= ramupdate;
Line 425... Line 422...
                                  AddressOut <= AddressInh( AddressOut'range);
                                  AddressOut <= AddressInh( AddressOut'range);
                                      stateram <= ramread;
                                      stateram <= ramread;
                                    end if;
                                    end if;
                                  end if;
                                  end if;
                                else
                                else
 
                              tagBuff <= tagRAMOut;
                                  cindex <= tagRAMOut( elim).cacheAddr;
                                  cindex <= tagRAMOut( elim).cacheAddr;
                                  isfull <= '0';
                                  isfull <= '0';
                                  stateram <= ramupdate;
                                  stateram <= ramupdate;
                                end if;
                                end if;
                         end if;
                         end if;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.