OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [docs/] [datasheet/] [overview.adoc] - Diff between revs 64 and 65

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 64 Rev 65
Line 9... Line 9...
timers, serial interfaces, general purpose IO ports and an external bus interface to connect custom IP like
timers, serial interfaces, general purpose IO ports and an external bus interface to connect custom IP like
memories, NoCs and other peripherals. On-line and in-system debugging is supported by an OpenOCD/gdb
memories, NoCs and other peripherals. On-line and in-system debugging is supported by an OpenOCD/gdb
compatible on-chip debugger accessible via JTAG.
compatible on-chip debugger accessible via JTAG.
 
 
The software framework of the processor comes with application makefiles, software libraries for all CPU
The software framework of the processor comes with application makefiles, software libraries for all CPU
and processor features, a bootloader, a runtime environment and several example programs – including a port
and processor features, a bootloader, a runtime environment and several example programs - including a port
of the CoreMark MCU benchmark and the official RISC-V architecture test suite. RISC-V GCC is used as
of the CoreMark MCU benchmark and the official RISC-V architecture test suite. RISC-V GCC is used as
default toolchain (https://github.com/stnolting/riscv-gcc-prebuilt[prebuilt toolchains are also provided]).
default toolchain (https://github.com/stnolting/riscv-gcc-prebuilt[prebuilt toolchains are also provided]).
 
 
[TIP]
[TIP]
Check out the processor's **https://stnolting.github.io/neorv32/ug[online User Guide]**
Check out the processor's **https://stnolting.github.io/neorv32/ug[online User Guide]**
Line 24... Line 24...
in the root directory of the NEORV32 repository. Please also check out the <<_legal>> section.
in the root directory of the NEORV32 repository. Please also check out the <<_legal>> section.
 
 
 
 
**Structure**
**Structure**
 
 
[start=1]
[start=2]
. <<_neorv32_processor_soc>>
. <<_neorv32_processor_soc>>
. <<_neorv32_central_processing_unit_cpu>>
. <<_neorv32_central_processing_unit_cpu>>
. <<_on_chip_debugger_ocd>>
 
. <<_software_framework>>
. <<_software_framework>>
 
. <<_on_chip_debugger_ocd>>
 
 
[TIP]
[TIP]
Links in this document are <<_overview,highlighted>>.
Links in this document are <<_overview,highlighted>>.
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.