URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 65 |
Rev 69 |
Line 53... |
Line 53... |
----
|
----
|
|
|
|
|
**CFS Interrupt**
|
**CFS Interrupt**
|
|
|
The CFS provides a single high-level-triggered interrupt request signal mapped to the CPU's fast interrupt channel 1.
|
The CFS provides a single rising-edge-triggered interrupt request signal mapped to the CPU's fast interrupt channel 1.
|
Once set, the interrupt has to stay asserted until explicitly acknowledged by the software (for example by
|
Once triggered, the interrupt becomes pending (if enabled in the `mis` CSR) and has to be explicitly cleared again by setting
|
writing to a specific CFS register). See section <<_processor_interrupts>> for more information.
|
the according `mip` CSR bit. See section <<_processor_interrupts>> for more information.
|
|
|
|
|
**CFS Configuration Generic**
|
**CFS Configuration Generic**
|
|
|
By default, the CFS provides a single 32-bit `std_(u)logic_vector` configuration generic _IO_CFS_CONFIG_
|
By default, the CFS provides a single 32-bit `std_(u)logic_vector` configuration generic _IO_CFS_CONFIG_
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.