URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 64 |
Rev 66 |
| Line 41... |
Line 41... |
|
|
_**Intensity~x~**_ = `DUTY[y](i*8+7 downto i*8)` / (2^8^)
|
_**Intensity~x~**_ = `DUTY[y](i*8+7 downto i*8)` / (2^8^)
|
|
|
The base frequency of the generated PWM signals is defined by the PWM core clock. This clock is derived
|
The base frequency of the generated PWM signals is defined by the PWM core clock. This clock is derived
|
from the main processor clock and divided by a prescaler via the 3-bit PWM_CTRL_PRSCx in the unit's control
|
from the main processor clock and divided by a prescaler via the 3-bit PWM_CTRL_PRSCx in the unit's control
|
register. The following prescalers are available:
|
register. The following pre-scalers are available:
|
|
|
.PWM prescaler configuration
|
.PWM prescaler configuration
|
[cols="<4,^1,^1,^1,^1,^1,^1,^1,^1"]
|
[cols="<4,^1,^1,^1,^1,^1,^1,^1,^1"]
|
[options="header",grid="rows"]
|
[options="header",grid="rows"]
|
|=======================
|
|=======================
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.