URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 65 |
Rev 66 |
| Line 37... |
Line 37... |
| `0b111` | 4096 | 4 294 967 296
|
| `0b111` | 4096 | 4 294 967 296
|
|=======================
|
|=======================
|
|
|
Whenever the internal timer overflows the watchdog executes one of two possible actions: Either a hard
|
Whenever the internal timer overflows the watchdog executes one of two possible actions: Either a hard
|
processor reset is triggered or an interrupt is requested at CPU's fast interrupt channel #0. The
|
processor reset is triggered or an interrupt is requested at CPU's fast interrupt channel #0. The
|
WDT_CTRL_MODE bit definess the action to be taken on an overflow: When cleared, the Watchdog will assert an
|
WDT_CTRL_MODE bit defines the action to be taken on an overflow: When cleared, the Watchdog will assert an
|
IRQ, when set the WDT will cause a system reset. The configured action can also be triggered manually at
|
IRQ, when set the WDT will cause a system reset. The configured action can also be triggered manually at
|
any time by setting the _WDT_CTRL_FORCE_ bit. The watchdog is reset by setting the _WDT_CTRL_RESET_ bit.
|
any time by setting the _WDT_CTRL_FORCE_ bit. The watchdog is reset by setting the _WDT_CTRL_RESET_ bit.
|
|
|
A watchdog interrupt can only occur if the watchdog is enabled and interrupt mode is enabled.
|
A watchdog interrupt can only occur if the watchdog is enabled and interrupt mode is enabled.
|
A pending interrupt is cleared by either disabling the watchdog or by resetting the watchdog.
|
A pending interrupt is cleared by either disabling the watchdog or by resetting the watchdog.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.