OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [docs/] [legal.adoc] - Diff between revs 65 and 69

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 65 Rev 69
Line 85... Line 85...
 
 
If you are using the NEORV32 or parts of the project in some kind of publication, please cite it as follows:
If you are using the NEORV32 or parts of the project in some kind of publication, please cite it as follows:
 
 
.Contributors ❤️
.Contributors ❤️
[NOTE]
[NOTE]
Please add as many https://github.com/stnolting/neorv32/graphs/contributors[contributors] as possible to the `authors` field 😉. +
Please add as many https://github.com/stnolting/neorv32/graphs/contributors[contributors] as possible to the `authors` field. +
This project would not be where it is without them. +
This project would not be where it is without them.
Full names can be found in the repository's https://github.com/stnolting/neorv32/blob/master/.mailmap[`.mailmap`].
 
 
 
.BibTeX
.BibTeX
[source]
[source]
----
----
@misc{nolting20,
@misc{nolting20,
  author       = {Nolting, S.},
  author       = {Nolting, S. and ...},
  title        = {The NEORV32 RISC-V Processor},
  title        = {The NEORV32 RISC-V Processor},
  year         = {2020},
  year         = {2020},
  publisher    = {GitHub},
  publisher    = {GitHub},
  journal      = {GitHub repository},
  journal      = {GitHub repository},
  howpublished = {\url{https://github.com/stnolting/neorv32}}
  howpublished = {\url{https://github.com/stnolting/neorv32}}
Line 111... Line 110...
 
 
 
 
:sectnums!:
:sectnums!:
=== Acknowledgments
=== Acknowledgments
 
 
**A big shoutout to all https://github.com/stnolting/neorv32/graphs/contributors[contributors],
**A big shout-out to the community and all https://github.com/stnolting/neorv32/graphs/contributors[contributors],
who helped improving this project! ❤️**
who helped improving this project! ❤️**
 
 
https://riscv.org[RISC-V] - instruction sets want to be free!
https://riscv.org[RISC-V] - instruction sets want to be free!
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.