URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
[/] [neorv32/] [trunk/] [rtl/] [core/] [mem/] [README.md] - Diff between revs 68 and 70
Show entire file |
Details |
Blame |
View Log
| Rev 68 |
Rev 70 |
| Line 5... |
Line 5... |
only **one** version of each (IMEM and DMEM) has to be added as actual source files.
|
only **one** version of each (IMEM and DMEM) has to be added as actual source files.
|
|
|
For the first implementation the `*.default.vhd` files should be selected. The HDL style for describing
|
For the first implementation the `*.default.vhd` files should be selected. The HDL style for describing
|
memories used by these files has proven **platform-independence** across several FPGA architectures and toolchains.
|
memories used by these files has proven **platform-independence** across several FPGA architectures and toolchains.
|
|
|
If synthesis fails to infer actual block RAM resources from these default files, try the legacy `*.cyclone2.vhd` files, which
|
If synthesis fails to infer actual block RAM resources from these default files, try the legacy `*.legacy.vhd` files, which
|
provide a different HDL style. These files are intended for legacy support of older Intel/Altera Quartus versions (13.0 and older). However,
|
provide a different HDL style. These files are intended for legacy support of older Intel/Altera Quartus versions (13.0 and older). However,
|
these files do **not** use platform-specific macros or primitives - so they might also work for other FPGAs and toolchains.
|
these files do **not** use platform-specific macros or primitives - so they might also work for other FPGAs and toolchains.
|
|
|
:warning: Make sure to add the selected files from this folder also to the `neorv32` design library.
|
:warning: Make sure to add the selected files from this folder also to the `neorv32` design library.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.