OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [rtl/] [core/] [neorv32_bus_keeper.vhd] - Diff between revs 70 and 73

Show entire file | Details | Blame | View Log

Rev 70 Rev 73
Line 73... Line 73...
  constant hi_abb_c : natural := index_size_f(io_size_c)-1; -- high address boundary bit
  constant hi_abb_c : natural := index_size_f(io_size_c)-1; -- high address boundary bit
  constant lo_abb_c : natural := index_size_f(buskeeper_size_c); -- low address boundary bit
  constant lo_abb_c : natural := index_size_f(buskeeper_size_c); -- low address boundary bit
 
 
  -- Control register --
  -- Control register --
  constant ctrl_err_type_c     : natural :=  0; -- r/-: error type LSB: 0=device error, 1=access timeout
  constant ctrl_err_type_c     : natural :=  0; -- r/-: error type LSB: 0=device error, 1=access timeout
  constant ctrl_nul_check_en_c : natural := 16; -- r/w: enable NULL address check
 
  constant ctrl_err_flag_c     : natural := 31; -- r/c: bus error encountered, sticky; cleared by writing zero
  constant ctrl_err_flag_c     : natural := 31; -- r/c: bus error encountered, sticky; cleared by writing zero
  --
 
  signal ctrl_null_check_en : std_ulogic;
 
 
 
  -- error codes --
  -- error codes --
  constant err_device_c  : std_ulogic := '0'; -- device access error
  constant err_device_c  : std_ulogic := '0'; -- device access error
  constant err_timeout_c : std_ulogic := '1'; -- timeout error
  constant err_timeout_c : std_ulogic := '1'; -- timeout error
 
 
  -- sticky error flags --
  -- sticky error flags --
  signal err_flag : std_ulogic;
  signal err_flag : std_ulogic;
  signal err_type : std_ulogic;
  signal err_type : std_ulogic;
 
 
  -- NULL address check --
 
  signal null_check : std_ulogic;
 
 
 
  -- access control --
  -- access control --
  signal acc_en : std_ulogic; -- module access enable
  signal acc_en : std_ulogic; -- module access enable
  signal wren   : std_ulogic; -- word write enable
  signal wren   : std_ulogic; -- word write enable
  signal rden   : std_ulogic; -- read enable
  signal rden   : std_ulogic; -- read enable
 
 
Line 124... Line 118...
  rw_access: process(rstn_i, clk_i)
  rw_access: process(rstn_i, clk_i)
  begin
  begin
    if (rstn_i = '0') then
    if (rstn_i = '0') then
      ack_o              <= '-';
      ack_o              <= '-';
      data_o             <= (others => '-');
      data_o             <= (others => '-');
      ctrl_null_check_en <= '0'; -- required
 
      err_flag           <= '0'; -- required
      err_flag           <= '0'; -- required
      err_type           <= '0';
      err_type           <= '0';
    elsif rising_edge(clk_i) then
    elsif rising_edge(clk_i) then
      -- bus handshake --
      -- bus handshake --
      ack_o <= wren or rden;
      ack_o <= wren or rden;
 
 
      -- write access --
 
      if (wren = '1') then
 
        ctrl_null_check_en <= data_i(ctrl_nul_check_en_c);
 
      end if;
 
 
 
      -- read access --
      -- read access --
      data_o <= (others => '0');
      data_o <= (others => '0');
      if (rden = '1') then
      if (rden = '1') then
        data_o(ctrl_err_type_c)     <= err_type;
        data_o(ctrl_err_type_c)     <= err_type;
        data_o(ctrl_nul_check_en_c) <= ctrl_null_check_en;
 
        data_o(ctrl_err_flag_c)     <= err_flag;
        data_o(ctrl_err_flag_c)     <= err_flag;
      end if;
      end if;
      --
      --
      if (control.bus_err = '1') then -- sticky error flag
      if (control.bus_err = '1') then -- sticky error flag
        err_flag <= '1';
        err_flag <= '1';
Line 174... Line 161...
      -- access monitor: IDLE --
      -- access monitor: IDLE --
      if (control.pending = '0') then
      if (control.pending = '0') then
        control.timeout <= std_ulogic_vector(to_unsigned(max_proc_int_response_time_c, index_size_f(max_proc_int_response_time_c)+1));
        control.timeout <= std_ulogic_vector(to_unsigned(max_proc_int_response_time_c, index_size_f(max_proc_int_response_time_c)+1));
        if (bus_rden_i = '1') or (bus_wren_i = '1') then
        if (bus_rden_i = '1') or (bus_wren_i = '1') then
          control.pending <= '1';
          control.pending <= '1';
          if (null_check = '1') then -- invalid access to NULL address
 
            control.bus_err <= '1';
 
          end if;
 
        end if;
        end if;
      -- access monitor: PENDING --
      -- access monitor: PENDING --
      else
      else
        control.timeout <= std_ulogic_vector(unsigned(control.timeout) - 1); -- countdown timer
        control.timeout <= std_ulogic_vector(unsigned(control.timeout) - 1); -- countdown timer
        if (bus_err_i = '1') or (control.bus_err = '1') then -- error termination by bus system
        if (bus_err_i = '1') then -- error termination by bus system
          control.err_type <= err_device_c; -- device error
          control.err_type <= err_device_c; -- device error
          control.bus_err  <= '1';
          control.bus_err  <= '1';
          control.pending  <= '0';
          control.pending  <= '0';
        elsif ((or_reduce_f(control.timeout) = '0') and (bus_ext_i = '0') and (bus_xip_i = '0')) or -- valid internal access timeout
        elsif ((or_reduce_f(control.timeout) = '0') and (bus_ext_i = '0') and (bus_xip_i = '0')) or -- valid internal access timeout
              (bus_tmo_i = '1') then -- external access timeout
              (bus_tmo_i = '1') then -- external access timeout
Line 199... Line 183...
        end if;
        end if;
      end if;
      end if;
    end if;
    end if;
  end process keeper_control;
  end process keeper_control;
 
 
  -- NULL address check --
 
  null_check <= '1' when (ctrl_null_check_en = '1') and (or_reduce_f(addr_i) = '0') else '0';
 
 
 
  -- signal bus error to CPU --
  -- signal bus error to CPU --
  err_o <= control.bus_err;
  err_o <= control.bus_err;
 
 
 
 
end neorv32_bus_keeper_rtl;
end neorv32_bus_keeper_rtl;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.