| Line 1... |
Line 1... |
-- #################################################################################################
|
-- #################################################################################################
|
-- # << NEORV32 - CPU: Compressed Instructions Decoder (RISC-V "C" Extension) >> #
|
-- # << NEORV32 - CPU: Compressed Instructions Decoder (RISC-V "C" Extension) >> #
|
-- # ********************************************************************************************* #
|
-- # ********************************************************************************************* #
|
-- # BSD 3-Clause License #
|
-- # BSD 3-Clause License #
|
-- # #
|
-- # #
|
-- # Copyright (c) 2021, Stephan Nolting. All rights reserved. #
|
-- # Copyright (c) 2022, Stephan Nolting. All rights reserved. #
|
-- # #
|
-- # #
|
-- # Redistribution and use in source and binary forms, with or without modification, are #
|
-- # Redistribution and use in source and binary forms, with or without modification, are #
|
-- # permitted provided that the following conditions are met: #
|
-- # permitted provided that the following conditions are met: #
|
-- # #
|
-- # #
|
-- # 1. Redistributions of source code must retain the above copyright notice, this list of #
|
-- # 1. Redistributions of source code must retain the above copyright notice, this list of #
|
| Line 38... |
Line 38... |
|
|
library neorv32;
|
library neorv32;
|
use neorv32.neorv32_package.all;
|
use neorv32.neorv32_package.all;
|
|
|
entity neorv32_cpu_decompressor is
|
entity neorv32_cpu_decompressor is
|
|
generic (
|
|
FPU_ENABLE : boolean -- floating-point instruction enabled
|
|
);
|
port (
|
port (
|
-- instruction input --
|
-- instruction input --
|
ci_instr16_i : in std_ulogic_vector(15 downto 0); -- compressed instruction input
|
ci_instr16_i : in std_ulogic_vector(15 downto 0); -- compressed instruction input
|
-- instruction output --
|
-- instruction output --
|
ci_illegal_o : out std_ulogic; -- is an illegal compressed instruction
|
ci_illegal_o : out std_ulogic; -- is an illegal compressed instruction
|
| Line 131... |
Line 134... |
ci_instr32_o(instr_imm12_lsb_c + 6) <= ci_instr16_i(7);
|
ci_instr32_o(instr_imm12_lsb_c + 6) <= ci_instr16_i(7);
|
ci_instr32_o(instr_imm12_lsb_c + 7) <= ci_instr16_i(8);
|
ci_instr32_o(instr_imm12_lsb_c + 7) <= ci_instr16_i(8);
|
ci_instr32_o(instr_imm12_lsb_c + 8) <= ci_instr16_i(9);
|
ci_instr32_o(instr_imm12_lsb_c + 8) <= ci_instr16_i(9);
|
ci_instr32_o(instr_imm12_lsb_c + 9) <= ci_instr16_i(10);
|
ci_instr32_o(instr_imm12_lsb_c + 9) <= ci_instr16_i(10);
|
--
|
--
|
ci_illegal_o <= not or_reduce_f(ci_instr16_i(12 downto 2)); -- 12:2 = "00000000000" is official illegal instruction
|
if (ci_instr16_i(12 downto 2) = "00000000000") then -- 12:2 = "00000000000" is official illegal instruction
|
|
ci_illegal_o <= '1';
|
|
end if;
|
|
|
when "010" | "011" => -- C.LW / C.FLW
|
when "010" | "011" => -- C.LW / C.FLW
|
-- ----------------------------------------------------------------------------------------------------------
|
-- ----------------------------------------------------------------------------------------------------------
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_load_c;
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_load_c;
|
ci_instr32_o(21 downto 20) <= "00";
|
ci_instr32_o(21 downto 20) <= "00";
|
| Line 146... |
Line 151... |
ci_instr32_o(26) <= ci_instr16_i(5);
|
ci_instr32_o(26) <= ci_instr16_i(5);
|
ci_instr32_o(31 downto 27) <= (others => '0');
|
ci_instr32_o(31 downto 27) <= (others => '0');
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_lw_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_lw_c;
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "01" & ci_instr16_i(ci_rs1_3_msb_c downto ci_rs1_3_lsb_c); -- x8 - x15
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "01" & ci_instr16_i(ci_rs1_3_msb_c downto ci_rs1_3_lsb_c); -- x8 - x15
|
ci_instr32_o(instr_rd_msb_c downto instr_rd_lsb_c) <= "01" & ci_instr16_i(ci_rd_3_msb_c downto ci_rd_3_lsb_c); -- x8 - x15
|
ci_instr32_o(instr_rd_msb_c downto instr_rd_lsb_c) <= "01" & ci_instr16_i(ci_rd_3_msb_c downto ci_rd_3_lsb_c); -- x8 - x15
|
if (ci_instr16_i(ci_funct3_lsb_c) = '1') then -- C.FLW
|
if (ci_instr16_i(ci_funct3_lsb_c) = '1') and (FPU_ENABLE = false) then -- C.FLW
|
ci_illegal_o <= '1';
|
ci_illegal_o <= '1';
|
end if;
|
end if;
|
|
|
when "110" | "111" => -- C.SW / C.FSW
|
when "110" | "111" => -- C.SW / C.FSW
|
-- ----------------------------------------------------------------------------------------------------------
|
-- ----------------------------------------------------------------------------------------------------------
|
| Line 163... |
Line 168... |
ci_instr32_o(26) <= ci_instr16_i(5);
|
ci_instr32_o(26) <= ci_instr16_i(5);
|
ci_instr32_o(31 downto 27) <= (others => '0');
|
ci_instr32_o(31 downto 27) <= (others => '0');
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_sw_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_sw_c;
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "01" & ci_instr16_i(ci_rs1_3_msb_c downto ci_rs1_3_lsb_c); -- x8 - x15
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "01" & ci_instr16_i(ci_rs1_3_msb_c downto ci_rs1_3_lsb_c); -- x8 - x15
|
ci_instr32_o(instr_rs2_msb_c downto instr_rs2_lsb_c) <= "01" & ci_instr16_i(ci_rs2_3_msb_c downto ci_rs2_3_lsb_c); -- x8 - x15
|
ci_instr32_o(instr_rs2_msb_c downto instr_rs2_lsb_c) <= "01" & ci_instr16_i(ci_rs2_3_msb_c downto ci_rs2_3_lsb_c); -- x8 - x15
|
if (ci_instr16_i(ci_funct3_lsb_c) = '1') then -- C.FSW
|
if (ci_instr16_i(ci_funct3_lsb_c) = '1') and (FPU_ENABLE = false) then -- C.FSW
|
ci_illegal_o <= '1';
|
ci_illegal_o <= '1';
|
end if;
|
end if;
|
|
|
when others => -- undefined
|
when others => -- undefined
|
-- ----------------------------------------------------------------------------------------------------------
|
-- ----------------------------------------------------------------------------------------------------------
|
| Line 250... |
Line 255... |
ci_instr32_o(instr_imm12_lsb_c + 5) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 5) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 6) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 6) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 7) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 7) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 8) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 8) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 9) <= ci_instr16_i(12);
|
ci_instr32_o(instr_imm12_lsb_c + 9) <= ci_instr16_i(12);
|
|
|
else -- C.LUI
|
else -- C.LUI
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_lui_c;
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_lui_c;
|
ci_instr32_o(instr_rd_msb_c downto instr_rd_lsb_c) <= ci_instr16_i(ci_rd_5_msb_c downto ci_rd_5_lsb_c);
|
ci_instr32_o(instr_rd_msb_c downto instr_rd_lsb_c) <= ci_instr16_i(ci_rd_5_msb_c downto ci_rd_5_lsb_c);
|
ci_instr32_o(instr_imm20_msb_c downto instr_imm20_lsb_c) <= (others => ci_instr16_i(12)); -- sign extend
|
ci_instr32_o(instr_imm20_msb_c downto instr_imm20_lsb_c) <= (others => ci_instr16_i(12)); -- sign extend
|
ci_instr32_o(instr_imm20_lsb_c + 0) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm20_lsb_c + 0) <= ci_instr16_i(2);
|
| Line 282... |
Line 286... |
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
ci_instr32_o(instr_imm12_lsb_c + 5) <= ci_instr16_i(12);
|
ci_instr32_o(instr_imm12_lsb_c + 5) <= ci_instr16_i(12);
|
|
|
when "100" => -- C.SRLI, C.SRAI, C.ANDI, C.SUB, C.XOR, C.OR, C.AND, reserved
|
when "100" => -- C.SRLI, C.SRAI, C.ANDI, C.SUB, C.XOR, C.OR, C.AND, reserved
|
-- ----------------------------------------------------------------------------------------------------------
|
-- ----------------------------------------------------------------------------------------------------------
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "01" & ci_instr16_i(ci_rs1_3_msb_c downto ci_rs1_3_lsb_c);
|
|
ci_instr32_o(instr_rd_msb_c downto instr_rd_lsb_c) <= "01" & ci_instr16_i(ci_rs1_3_msb_c downto ci_rs1_3_lsb_c);
|
ci_instr32_o(instr_rd_msb_c downto instr_rd_lsb_c) <= "01" & ci_instr16_i(ci_rs1_3_msb_c downto ci_rs1_3_lsb_c);
|
if (ci_instr16_i(11 downto 10) = "11") then -- register-register operation
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "01" & ci_instr16_i(ci_rs1_3_msb_c downto ci_rs1_3_lsb_c);
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_alu_c;
|
|
ci_instr32_o(instr_rs2_msb_c downto instr_rs2_lsb_c) <= "01" & ci_instr16_i(ci_rs2_3_msb_c downto ci_rs2_3_lsb_c);
|
ci_instr32_o(instr_rs2_msb_c downto instr_rs2_lsb_c) <= "01" & ci_instr16_i(ci_rs2_3_msb_c downto ci_rs2_3_lsb_c);
|
case ci_instr16_i(6 downto 5) is
|
|
when "00" => -- C.SUB
|
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_subadd_c;
|
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0100000";
|
|
when "01" => -- C.XOR
|
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_xor_c;
|
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0000000";
|
|
when "10" => -- C.OR
|
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_or_c;
|
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0000000";
|
|
when others => -- C.AND
|
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_and_c;
|
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0000000";
|
|
end case;
|
|
else -- register-immediate operation
|
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_alui_c;
|
|
case ci_instr16_i(11 downto 10) is
|
case ci_instr16_i(11 downto 10) is
|
when "00" => -- C.SRLI
|
when "00" => -- C.SRLI
|
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_alui_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_sr_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_sr_c;
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0000000";
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0000000";
|
ci_instr32_o(instr_imm12_lsb_c + 0) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 0) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 1) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 1) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 2) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 2) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 3) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 3) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
ci_illegal_o <= ci_instr16_i(12);
|
if (ci_instr16_i(12) = '1') then
|
|
ci_illegal_o <= '1';
|
|
end if;
|
when "01" => -- C.SRAI
|
when "01" => -- C.SRAI
|
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_alui_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_sr_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_sr_c;
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0100000";
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0100000";
|
ci_instr32_o(instr_imm12_lsb_c + 0) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 0) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 1) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 1) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 2) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 2) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 3) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 3) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
ci_illegal_o <= ci_instr16_i(12);
|
if (ci_instr16_i(12) = '1') then
|
|
ci_illegal_o <= '1';
|
|
end if;
|
when "10" => -- C.ANDI
|
when "10" => -- C.ANDI
|
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_alui_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_and_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_and_c;
|
ci_instr32_o(instr_imm12_msb_c downto instr_imm12_lsb_c) <= (others => ci_instr16_i(12)); -- sign extend
|
ci_instr32_o(instr_imm12_msb_c downto instr_imm12_lsb_c) <= (others => ci_instr16_i(12)); -- sign extend
|
ci_instr32_o(instr_imm12_lsb_c + 0) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 0) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 1) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 1) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 2) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 2) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 3) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 3) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
ci_instr32_o(instr_imm12_lsb_c + 5) <= ci_instr16_i(12);
|
ci_instr32_o(instr_imm12_lsb_c + 5) <= ci_instr16_i(12);
|
when others => -- register-register operation
|
when others => -- "11" = register-register operation
|
NULL;
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_alu_c;
|
|
case ci_instr16_i(6 downto 5) is
|
|
when "00" => -- C.SUB
|
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_subadd_c;
|
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0100000";
|
|
when "01" => -- C.XOR
|
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_xor_c;
|
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0000000";
|
|
when "10" => -- C.OR
|
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_or_c;
|
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0000000";
|
|
when others => -- C.AND
|
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_and_c;
|
|
ci_instr32_o(instr_funct7_msb_c downto instr_funct7_lsb_c) <= "0000000";
|
|
end case;
|
end case;
|
end case;
|
end if;
|
|
if (ci_instr16_i(12 downto 10) = "111") then -- reserved / undefined
|
|
ci_illegal_o <= '1';
|
|
end if;
|
|
|
|
when others => -- undefined
|
when others => -- undefined
|
-- ----------------------------------------------------------------------------------------------------------
|
-- ----------------------------------------------------------------------------------------------------------
|
ci_instr32_o <= (others => '-');
|
ci_instr32_o <= (others => '-');
|
ci_illegal_o <= '1';
|
ci_illegal_o <= '1';
|
| Line 361... |
Line 364... |
ci_instr32_o(instr_imm12_lsb_c + 0) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 0) <= ci_instr16_i(2);
|
ci_instr32_o(instr_imm12_lsb_c + 1) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 1) <= ci_instr16_i(3);
|
ci_instr32_o(instr_imm12_lsb_c + 2) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 2) <= ci_instr16_i(4);
|
ci_instr32_o(instr_imm12_lsb_c + 3) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 3) <= ci_instr16_i(5);
|
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
ci_instr32_o(instr_imm12_lsb_c + 4) <= ci_instr16_i(6);
|
|
if (ci_instr16_i(12) = '1') then
|
ci_illegal_o <= ci_instr16_i(12);
|
ci_illegal_o <= ci_instr16_i(12);
|
|
end if;
|
|
|
when "010" | "011" => -- C.LWSP / C.FLWSP
|
when "010" | "011" => -- C.LWSP / C.FLWSP
|
-- ----------------------------------------------------------------------------------------------------------
|
-- ----------------------------------------------------------------------------------------------------------
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_load_c;
|
ci_instr32_o(instr_opcode_msb_c downto instr_opcode_lsb_c) <= opcode_load_c;
|
ci_instr32_o(21 downto 20) <= "00";
|
ci_instr32_o(21 downto 20) <= "00";
|
| Line 377... |
Line 382... |
ci_instr32_o(27) <= ci_instr16_i(3);
|
ci_instr32_o(27) <= ci_instr16_i(3);
|
ci_instr32_o(31 downto 28) <= (others => '0');
|
ci_instr32_o(31 downto 28) <= (others => '0');
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_lw_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_lw_c;
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "00010"; -- stack pointer
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "00010"; -- stack pointer
|
ci_instr32_o(instr_rd_msb_c downto instr_rd_lsb_c) <= ci_instr16_i(ci_rd_5_msb_c downto ci_rd_5_lsb_c);
|
ci_instr32_o(instr_rd_msb_c downto instr_rd_lsb_c) <= ci_instr16_i(ci_rd_5_msb_c downto ci_rd_5_lsb_c);
|
if (ci_instr16_i(ci_funct3_lsb_c) = '1') then -- C.FLWSP
|
if (ci_instr16_i(ci_funct3_lsb_c) = '1') and (FPU_ENABLE = false) then -- C.FLWSP
|
ci_illegal_o <= '1';
|
ci_illegal_o <= '1';
|
end if;
|
end if;
|
|
|
when "110" | "111" => -- C.SWSP / C.FSWSP
|
when "110" | "111" => -- C.SWSP / C.FSWSP
|
-- ----------------------------------------------------------------------------------------------------------
|
-- ----------------------------------------------------------------------------------------------------------
|
| Line 395... |
Line 400... |
ci_instr32_o(27) <= ci_instr16_i(8);
|
ci_instr32_o(27) <= ci_instr16_i(8);
|
ci_instr32_o(31 downto 28) <= (others => '0');
|
ci_instr32_o(31 downto 28) <= (others => '0');
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_sw_c;
|
ci_instr32_o(instr_funct3_msb_c downto instr_funct3_lsb_c) <= funct3_sw_c;
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "00010"; -- stack pointer
|
ci_instr32_o(instr_rs1_msb_c downto instr_rs1_lsb_c) <= "00010"; -- stack pointer
|
ci_instr32_o(instr_rs2_msb_c downto instr_rs2_lsb_c) <= ci_instr16_i(ci_rs2_5_msb_c downto ci_rs2_5_lsb_c);
|
ci_instr32_o(instr_rs2_msb_c downto instr_rs2_lsb_c) <= ci_instr16_i(ci_rs2_5_msb_c downto ci_rs2_5_lsb_c);
|
if (ci_instr16_i(ci_funct3_lsb_c) = '1') then -- C.FSWSP
|
if (ci_instr16_i(ci_funct3_lsb_c) = '1') and (FPU_ENABLE = false) then -- C.FSWSP
|
ci_illegal_o <= '1';
|
ci_illegal_o <= '1';
|
end if;
|
end if;
|
|
|
when "100" => -- C.JR, C.JALR, C.MV, C.EBREAK, C.ADD
|
when "100" => -- C.JR, C.JALR, C.MV, C.EBREAK, C.ADD
|
-- ----------------------------------------------------------------------------------------------------------
|
-- ----------------------------------------------------------------------------------------------------------
|
