OpenCores

URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sim/] [simple/] [neorv32_tb.simple.vhd] - Diff between revs 67 and 68

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 67	Rev 68
Line 349...	Line 349...
`wb_mem_a.wdata <= wb_cpu.wdata;`	`wb_mem_a.wdata <= wb_cpu.wdata;`
`wb_mem_a.we <= wb_cpu.we;`	`wb_mem_a.we <= wb_cpu.we;`
`wb_mem_a.sel <= wb_cpu.sel;`	`wb_mem_a.sel <= wb_cpu.sel;`
`wb_mem_a.tag <= wb_cpu.tag;`	`wb_mem_a.tag <= wb_cpu.tag;`
`wb_mem_a.cyc <= wb_cpu.cyc;`	`wb_mem_a.cyc <= wb_cpu.cyc;`
	`wb_mem_a.lock <= wb_cpu.lock;`

`wb_mem_b.addr <= wb_cpu.addr;`	`wb_mem_b.addr <= wb_cpu.addr;`
`wb_mem_b.wdata <= wb_cpu.wdata;`	`wb_mem_b.wdata <= wb_cpu.wdata;`
`wb_mem_b.we <= wb_cpu.we;`	`wb_mem_b.we <= wb_cpu.we;`
`wb_mem_b.sel <= wb_cpu.sel;`	`wb_mem_b.sel <= wb_cpu.sel;`
`wb_mem_b.tag <= wb_cpu.tag;`	`wb_mem_b.tag <= wb_cpu.tag;`
`wb_mem_b.cyc <= wb_cpu.cyc;`	`wb_mem_b.cyc <= wb_cpu.cyc;`
	`wb_mem_b.lock <= wb_cpu.lock;`

`wb_mem_c.addr <= wb_cpu.addr;`	`wb_mem_c.addr <= wb_cpu.addr;`
`wb_mem_c.wdata <= wb_cpu.wdata;`	`wb_mem_c.wdata <= wb_cpu.wdata;`
`wb_mem_c.we <= wb_cpu.we;`	`wb_mem_c.we <= wb_cpu.we;`
`wb_mem_c.sel <= wb_cpu.sel;`	`wb_mem_c.sel <= wb_cpu.sel;`
`wb_mem_c.tag <= wb_cpu.tag;`	`wb_mem_c.tag <= wb_cpu.tag;`
`wb_mem_c.cyc <= wb_cpu.cyc;`	`wb_mem_c.cyc <= wb_cpu.cyc;`
	`wb_mem_c.lock <= wb_cpu.lock;`

`wb_irq.addr <= wb_cpu.addr;`	`wb_irq.addr <= wb_cpu.addr;`
`wb_irq.wdata <= wb_cpu.wdata;`	`wb_irq.wdata <= wb_cpu.wdata;`
`wb_irq.we <= wb_cpu.we;`	`wb_irq.we <= wb_cpu.we;`
`wb_irq.sel <= wb_cpu.sel;`	`wb_irq.sel <= wb_cpu.sel;`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.