URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 9 |
Rev 11 |
| Line 65... |
Line 65... |
/** Time until the auto-boot sequence starts (in seconds) */
|
/** Time until the auto-boot sequence starts (in seconds) */
|
#define AUTOBOOT_TIMEOUT 8
|
#define AUTOBOOT_TIMEOUT 8
|
/** Bootloader status LED at GPIO output port (0..15) */
|
/** Bootloader status LED at GPIO output port (0..15) */
|
#define STATUS_LED (0)
|
#define STATUS_LED (0)
|
/** SPI flash boot image base address */
|
/** SPI flash boot image base address */
|
#define SPI_FLASH_BOOT_ADR (0x00040000)
|
#define SPI_FLASH_BOOT_ADR (0x00800000)
|
/** SPI flash chip select at spi_csn_o */
|
/** SPI flash chip select at spi_csn_o */
|
#define SPI_FLASH_CS (0)
|
#define SPI_FLASH_CS (0)
|
/** Default SPI flash clock prescaler for serial peripheral interface */
|
/** Default SPI flash clock prescaler for serial peripheral interface */
|
#define SPI_FLASH_CLK_PRSC (CLK_PRSC_8)
|
#define SPI_FLASH_CLK_PRSC (CLK_PRSC_8)
|
/** SPI flash sector size in bytes */
|
/** SPI flash sector size in bytes */
|
| Line 169... |
Line 169... |
|
|
// ------------------------------------------------
|
// ------------------------------------------------
|
// Processor hardware initialization
|
// Processor hardware initialization
|
// ------------------------------------------------
|
// ------------------------------------------------
|
|
|
|
// reset system time
|
|
neorv32_mtime_set_time(0);
|
|
|
// deactivate unused IO devices
|
// deactivate unused IO devices
|
neorv32_clic_disable();
|
neorv32_clic_disable();
|
neorv32_pwm_disable();
|
neorv32_pwm_disable();
|
neorv32_spi_disable();
|
neorv32_spi_disable();
|
neorv32_trng_disable();
|
neorv32_trng_disable();
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.