OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [bootloader/] [bootloader.c] - Diff between revs 5 and 6

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 5 Rev 6
Line 216... Line 216... 
  neorv32_uart_print("\n\n\n\n<< NEORV32 Bootloader >>\n\n"
 
  neorv32_uart_print("\n\n\n\n<< NEORV32 Bootloader >>\n\n"
 
                     "BLDV: "__DATE__"\nHWV:  ");
 
                     "BLDV: "__DATE__"\nHWV:  ");
 
  print_proc_version();
 
  print_proc_version();
 
  neorv32_uart_print("\nCLK:  ");
 
  neorv32_uart_print("\nCLK:  ");
 
  print_hex_word(neorv32_cpu_csr_read(CSR_MCLOCK));
 
  print_hex_word(neorv32_cpu_csr_read(CSR_MCLOCK));
 
  neorv32_uart_print(" Hz\nMISA: ");
 
  neorv32_uart_print(" Hz\nMHID: ");
 
 
 
  print_hex_word(neorv32_cpu_csr_read(CSR_MHARTID));
 
 
 
  neorv32_uart_print("\nMISA: ");
 
  print_hex_word(neorv32_cpu_csr_read(CSR_MISA));
 
  print_hex_word(neorv32_cpu_csr_read(CSR_MISA));
 
  neorv32_uart_print("\nCONF: ");
 
  neorv32_uart_print("\nCONF: ");
 
  print_hex_word(neorv32_cpu_csr_read(CSR_MFEATURES));
 
  print_hex_word(neorv32_cpu_csr_read(CSR_MFEATURES));
 
  neorv32_uart_print("\nIMEM: ");
 
  neorv32_uart_print("\nIMEM: ");
 
  print_hex_word(neorv32_cpu_csr_read(CSR_MISPACESIZE));
 
  print_hex_word(neorv32_cpu_csr_read(CSR_MISPACESIZE));

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.