OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [common/] [crt0.S] - Diff between revs 40 and 41

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 40 Rev 41
Line 185... Line 185...
  // clear cycle and instruction counters
  // clear cycle and instruction counters
  csrw mcycle,    zero
  csrw mcycle,    zero
  csrw mcycleh,   zero
  csrw mcycleh,   zero
  csrw minstret,  zero
  csrw minstret,  zero
  csrw minstreth, zero
  csrw minstreth, zero
 
  // enable read-access from user-mode for cycle[h], time[h] and instret[h]
 
  csrwi 0x306, 7 // mcounteren
 
  // enable auto-increment of all counters
 
  csrw 0x320, x0 // mcountinhibit
 
 
  // restore mcause reset value (so that 'main' knows we are coming from reset)
  // restore mcause reset value (so that 'main' knows we are coming from reset)
  li x12, 0x80000000
  li x12, 0x80000000
  csrw mcause, x12
  csrw mcause, x12
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.