OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [common/] [crt0.S] - Diff between revs 2 and 3

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 3
Line 82... Line 82...
  addi x13, x12, 0
  addi x13, x12, 0
  addi x14, x13, 0
  addi x14, x13, 0
  addi x15, x14, 0
  addi x15, x14, 0
 
 
// the following registers do not exist in rv32e
// the following registers do not exist in rv32e
 
// "__RISCV_EMBEDDED_CPU__" is automatically defined by the makefiles when
 
// compiling for a rv32e architecture
#ifndef __RISCV_EMBEDDED_CPU__
#ifndef __RISCV_EMBEDDED_CPU__
  addi x16, x15, 0
  addi x16, x15, 0
  addi x17, x16, 0
  addi x17, x16, 0
  addi x18, x17, 0
  addi x18, x17, 0
  addi x19, x18, 0
  addi x19, x18, 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.