OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [example/] [demo_wdt/] [main.c] - Diff between revs 60 and 65

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 60 Rev 65
Line 64... Line 64...
  if (neorv32_wdt_available() == 0) {
  if (neorv32_wdt_available() == 0) {
    return 1; // nope, no WDT unit synthesized
    return 1; // nope, no WDT unit synthesized
  }
  }
 
 
  // check if UART unit is implemented at all
  // check if UART unit is implemented at all
  if (neorv32_uart_available() == 0) {
  if (neorv32_uart0_available() == 0) {
    return 1; // nope, no UART unit synthesized
    return 1; // nope, no UART unit synthesized
  }
  }
 
 
 
 
  // capture all exceptions and give debug info via UART
  // capture all exceptions and give debug info via UART
  // this is not required, but keeps us safe
  // this is not required, but keeps us safe
  neorv32_rte_setup();
  neorv32_rte_setup();
 
 
  // init UART at default baud rate, no parity bits, ho hw flow control
  // init UART at default baud rate, no parity bits, ho hw flow control
  neorv32_uart_setup(BAUD_RATE, PARITY_NONE, FLOW_CONTROL_NONE);
  neorv32_uart0_setup(BAUD_RATE, PARITY_NONE, FLOW_CONTROL_NONE);
 
 
  // check available hardware extensions and compare with compiler flags
  // check available hardware extensions and compare with compiler flags
  neorv32_rte_check_isa(0); // silent = 0 -> show message if isa mismatch
  neorv32_rte_check_isa(0); // silent = 0 -> show message if isa mismatch
 
 
  // simple text output via UART (strings only)
  // simple text output via UART (strings only)
  neorv32_uart_print("\nWatchdog system reset demo program\n\n");
  neorv32_uart0_print("\nWatchdog system reset demo program\n\n");
 
 
 
 
  // show the cause of the last processor reset
  // show the cause of the last processor reset
  neorv32_uart_print("Cause of last processor reset: ");
  neorv32_uart0_print("Cause of last processor reset: ");
  uint8_t wdt_cause = neorv32_wdt_get_cause();
  uint8_t wdt_cause = neorv32_wdt_get_cause();
 
 
  if (wdt_cause == 0) {
  if (wdt_cause == 0) {
    neorv32_uart_print("External reset\n");
    neorv32_uart0_print("External reset\n");
  }
  }
  else if (wdt_cause == 1) {
  else if (wdt_cause == 1) {
    neorv32_uart_print("Watchdog\n");
    neorv32_uart0_print("Watchdog\n");
  }
  }
  else {
  else {
    neorv32_uart_print("Undefined\n");
    neorv32_uart0_print("Undefined\n");
  }
  }
 
 
 
 
  // the watchod has a 20-bit counter, which triggers either an interrupt or a system reset
  // the watchod has a 20-bit counter, which triggers either an interrupt or a system reset
  // when overflowing
  // when overflowing
Line 107... Line 107...
  // access so nobody can alter the configuration until next reset)
  // access so nobody can alter the configuration until next reset)
  neorv32_wdt_setup(CLK_PRSC_64, 1, 1);
  neorv32_wdt_setup(CLK_PRSC_64, 1, 1);
 
 
 
 
 
 
  neorv32_uart_print("\n\nWill reset WDT 64 times.\n"
  neorv32_uart0_print("\n\nWill reset WDT 64 times.\n"
                     "A system reset will be executed in the following time out.\n"
                     "A system reset will be executed in the following time out.\n"
                     "Press any key to trigger manual WDT hardware reset by WDT access with wrong password.\n"
                     "Press any key to trigger manual WDT hardware reset by WDT access with wrong password.\n"
                     "Restart this program after reset to check for the reset cause.\n\n"
                     "Restart this program after reset to check for the reset cause.\n\n"
                     "WDT resets: ");
                     "WDT resets: ");
 
 
  uint8_t i;
  uint8_t i;
  for (i=0; i<64; i++) {
  for (i=0; i<64; i++) {
    neorv32_uart_putc('.');
    neorv32_uart0_putc('.');
    neorv32_wdt_reset(); // reset watchdog
    neorv32_wdt_reset(); // reset watchdog
    neorv32_cpu_delay_ms(80); // wait some time
    neorv32_cpu_delay_ms(80); // wait some time
 
 
    // trigger manual reset if key pressed
    // trigger manual reset if key pressed
    if (neorv32_uart_char_received()) { // just check, if a char has been received
    if (neorv32_uart0_char_received()) { // just check, if a char has been received
      neorv32_wdt_force(); // access wdt with wrong password
      neorv32_wdt_force(); // access wdt with wrong password
    }
    }
  }
  }
 
 
  while (1) { // wait for the watchdog time-out or trigger manual reset if key pressed
  while (1) { // wait for the watchdog time-out or trigger manual reset if key pressed
    if (neorv32_uart_char_received()) { // just check, if a char has been received
    if (neorv32_uart0_char_received()) { // just check, if a char has been received
      neorv32_wdt_force(); // access wdt with wrong password
      neorv32_wdt_force(); // access wdt with wrong password
    }
    }
  }
  }
 
 
  return 0;
  return 0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.