Line 91... |
Line 91... |
CSR_INSTRETH = 0xc82, /**< 0xc82 - instreth (r/-): Instructions-retired counter high word (from MINSTRETH) - only 20-bit wide! */
|
CSR_INSTRETH = 0xc82, /**< 0xc82 - instreth (r/-): Instructions-retired counter high word (from MINSTRETH) - only 20-bit wide! */
|
|
|
CSR_MVENDORID = 0xf11, /**< 0xf11 - mvendorid (r/-): Vendor ID */
|
CSR_MVENDORID = 0xf11, /**< 0xf11 - mvendorid (r/-): Vendor ID */
|
CSR_MARCHID = 0xf12, /**< 0xf12 - marchid (r/-): Architecture ID */
|
CSR_MARCHID = 0xf12, /**< 0xf12 - marchid (r/-): Architecture ID */
|
CSR_MIMPID = 0xf13, /**< 0xf13 - mimpid (r/-): Implementation ID/version */
|
CSR_MIMPID = 0xf13, /**< 0xf13 - mimpid (r/-): Implementation ID/version */
|
CSR_MHARTID = 0xf14 /**< 0xf14 - mhartid (r/-): Hardware thread ID (always 0) */
|
CSR_MHARTID = 0xf14, /**< 0xf14 - mhartid (r/-): Hardware thread ID (always 0) */
|
|
|
|
CSR_MZEXT = 0xfc0 /**< 0xfc0 - mzext (custom CSR) (r/-): Available Z* CPU extensions */
|
};
|
};
|
|
|
|
|
/**********************************************************************//**
|
/**********************************************************************//**
|
* CPU <b>mstatus</b> CSR (r/w): Machine status (RISC-V spec.)
|
* CPU <b>mstatus</b> CSR (r/w): Machine status (RISC-V spec.)
|
Line 216... |
Line 218... |
/**********************************************************************//**
|
/**********************************************************************//**
|
* @name Address space sections
|
* @name Address space sections
|
**************************************************************************/
|
**************************************************************************/
|
/**@{*/
|
/**@{*/
|
/** instruction memory base address (r/w/x) */
|
/** instruction memory base address (r/w/x) */
|
// -> use value from MEM_ISPACE_BASE CSR
|
// -> use value from MEM_ISPACE_BASE generic
|
/** data memory base address (r/w/x) */
|
/** data memory base address (r/w/x) */
|
// -> use value from MEM_DSPACE_BASE CSR
|
// -> use value from MEM_DSPACE_BASE generic
|
/** bootloader memory base address (r/-/x) */
|
/** bootloader memory base address (r/-/x) */
|
#define BOOTLOADER_BASE_ADDRESS (0xFFFF0000UL)
|
#define BOOTLOADER_BASE_ADDRESS (0xFFFF0000UL)
|
/** peripheral/IO devices memory base address (r/w/x) */
|
/** peripheral/IO devices memory base address (r/w/x) */
|
#define IO_BASE_ADDRESS (0xFFFFFF80UL)
|
#define IO_BASE_ADDRESS (0xFFFFFF80UL)
|
/**@}*/
|
/**@}*/
|
Line 230... |
Line 232... |
|
|
/**********************************************************************//**
|
/**********************************************************************//**
|
* @name IO Device: General Purpose Input/Output Port Unit (GPIO)
|
* @name IO Device: General Purpose Input/Output Port Unit (GPIO)
|
**************************************************************************/
|
**************************************************************************/
|
/**@{*/
|
/**@{*/
|
/** GPIO parallel input port (r/-) */
|
/** GPIO parallel input port 32-bit (r/-) */
|
#define GPIO_INPUT (*(IO_ROM32 0xFFFFFF80UL))
|
#define GPIO_INPUT (*(IO_ROM32 0xFFFFFF80UL))
|
/** GPIO parallel output port (r/w) */
|
/** GPIO parallel output port 32-bit (r/w) */
|
#define GPIO_OUTPUT (*(IO_REG32 0xFFFFFF84UL))
|
#define GPIO_OUTPUT (*(IO_REG32 0xFFFFFF84UL))
|
/**@}*/
|
/**@}*/
|
|
|
|
|
/**********************************************************************//**
|
/**********************************************************************//**
|