OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [lib/] [include/] [neorv32.h] - Diff between revs 53 and 54

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 53 Rev 54
Line 51... Line 51...
 
 
/**********************************************************************//**
/**********************************************************************//**
 * Available CPU Control and Status Registers (CSRs)
 * Available CPU Control and Status Registers (CSRs)
 **************************************************************************/
 **************************************************************************/
enum NEORV32_CSR_enum {
enum NEORV32_CSR_enum {
 
  CSR_FFLAGS         = 0x001, /**< 0x001 - fflags     (r/w): Floating-point accrued exception flags */
 
  CSR_FRM            = 0x002, /**< 0x002 - frm        (r/w): Floating-point dynamic rounding mode */
 
  CSR_FCSR           = 0x003, /**< 0x003 - fcsr       (r/w): Floating-point control/staturs register (frm + fflags) */
 
 
  CSR_MSTATUS        = 0x300, /**< 0x300 - mstatus    (r/w): Machine status register */
  CSR_MSTATUS        = 0x300, /**< 0x300 - mstatus    (r/w): Machine status register */
  CSR_MISA           = 0x301, /**< 0x301 - misa       (r/-): CPU ISA and extensions (read-only in NEORV32) */
  CSR_MISA           = 0x301, /**< 0x301 - misa       (r/-): CPU ISA and extensions (read-only in NEORV32) */
  CSR_MIE            = 0x304, /**< 0x304 - mie        (r/w): Machine interrupt-enable register */
  CSR_MIE            = 0x304, /**< 0x304 - mie        (r/w): Machine interrupt-enable register */
  CSR_MTVEC          = 0x305, /**< 0x305 - mtvec      (r/w): Machine trap-handler base address (for ALL traps) */
  CSR_MTVEC          = 0x305, /**< 0x305 - mtvec      (r/w): Machine trap-handler base address (for ALL traps) */
  CSR_MCOUNTEREN     = 0x306, /**< 0x305 - mcounteren (r/w): Machine counter enable register (controls access rights from U-mode) */
  CSR_MCOUNTEREN     = 0x306, /**< 0x305 - mcounteren (r/w): Machine counter enable register (controls access rights from U-mode) */
Line 1059... Line 1063...
// Include all IO driver headers
// Include all IO driver headers
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
// cpu core
// cpu core
#include "neorv32_cpu.h"
#include "neorv32_cpu.h"
 
 
 
// intrinsics
 
#include "neorv32_intrinsics.h"
 
 
// neorv32 runtime environment
// neorv32 runtime environment
#include "neorv32_rte.h"
#include "neorv32_rte.h"
 
 
// io/peripheral devices
// io/peripheral devices
#include "neorv32_cfs.h"
#include "neorv32_cfs.h"

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.