OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [lib/] [include/] [neorv32_cpu.h] - Diff between revs 40 and 42

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 40 Rev 42
Line 1... Line 1...
// #################################################################################################
// #################################################################################################
// # << NEORV32: neorv32_cpu.h - CPU Core Functions HW Driver >>                                   #
// # << NEORV32: neorv32_cpu.h - CPU Core Functions HW Driver >>                                   #
// # ********************************************************************************************* #
// # ********************************************************************************************* #
// # BSD 3-Clause License                                                                          #
// # BSD 3-Clause License                                                                          #
// #                                                                                               #
// #                                                                                               #
// # Copyright (c) 2020, Stephan Nolting. All rights reserved.                                     #
// # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     #
// #                                                                                               #
// #                                                                                               #
// # Redistribution and use in source and binary forms, with or without modification, are          #
// # Redistribution and use in source and binary forms, with or without modification, are          #
// # permitted provided that the following conditions are met:                                     #
// # permitted provided that the following conditions are met:                                     #
// #                                                                                               #
// #                                                                                               #
// # 1. Redistributions of source code must retain the above copyright notice, this list of        #
// # 1. Redistributions of source code must retain the above copyright notice, this list of        #
Line 51... Line 51...
void neorv32_cpu_set_minstret(uint64_t value);
void neorv32_cpu_set_minstret(uint64_t value);
uint64_t neorv32_cpu_get_systime(void);
uint64_t neorv32_cpu_get_systime(void);
void neorv32_cpu_delay_ms(uint32_t time_ms);
void neorv32_cpu_delay_ms(uint32_t time_ms);
void __attribute__((naked)) neorv32_cpu_goto_user_mode(void);
void __attribute__((naked)) neorv32_cpu_goto_user_mode(void);
int neorv32_cpu_atomic_cas(uint32_t addr, uint32_t expected, uint32_t desired);
int neorv32_cpu_atomic_cas(uint32_t addr, uint32_t expected, uint32_t desired);
 
uint32_t neorv32_cpu_pmp_get_num_regions(void);
uint32_t neorv32_cpu_pmp_get_granularity(void);
uint32_t neorv32_cpu_pmp_get_granularity(void);
int neorv32_cpu_pmp_configure_region(uint32_t index, uint32_t base, uint32_t size, uint8_t config);
int neorv32_cpu_pmp_configure_region(uint32_t index, uint32_t base, uint32_t size, uint8_t config);
 
uint32_t neorv32_cpu_hpm_get_counters(void);
 
 
 
 
/**********************************************************************//**
/**********************************************************************//**
 * Read data from CPU configuration and status register (CSR).
 * Read data from CPU configuration and status register (CSR).
 *
 *
 * @param[in] csr_id ID of CSR to read. See #NEORV32_CPU_CSRS_enum.
 * @param[in] csr_id ID of CSR to read. See #NEORV32_CSR_enum.
 * @return Read data (uint32_t).
 * @return Read data (uint32_t).
 **************************************************************************/
 **************************************************************************/
inline uint32_t __attribute__ ((always_inline)) neorv32_cpu_csr_read(const int csr_id) {
inline uint32_t __attribute__ ((always_inline)) neorv32_cpu_csr_read(const int csr_id) {
 
 
  register uint32_t csr_data;
  register uint32_t csr_data;
Line 74... Line 76...
 
 
 
 
/**********************************************************************//**
/**********************************************************************//**
 * Write data to CPU configuration and status register (CSR).
 * Write data to CPU configuration and status register (CSR).
 *
 *
 * @param[in] csr_id ID of CSR to write. See #NEORV32_CPU_CSRS_enum.
 * @param[in] csr_id ID of CSR to write. See #NEORV32_CSR_enum.
 * @param[in] data Data to write (uint32_t).
 * @param[in] data Data to write (uint32_t).
 **************************************************************************/
 **************************************************************************/
inline void __attribute__ ((always_inline)) neorv32_cpu_csr_write(const int csr_id, uint32_t data) {
inline void __attribute__ ((always_inline)) neorv32_cpu_csr_write(const int csr_id, uint32_t data) {
 
 
  register uint32_t csr_data = data;
  register uint32_t csr_data = data;
Line 106... Line 108...
/**********************************************************************//**
/**********************************************************************//**
 * Enable global CPU interrupts (via MIE flag in mstatus CSR).
 * Enable global CPU interrupts (via MIE flag in mstatus CSR).
 **************************************************************************/
 **************************************************************************/
inline void __attribute__ ((always_inline)) neorv32_cpu_eint(void) {
inline void __attribute__ ((always_inline)) neorv32_cpu_eint(void) {
 
 
  asm volatile ("csrrsi zero, mstatus, %0" : : "i" (1 << CPU_MSTATUS_MIE));
  asm volatile ("csrrsi zero, mstatus, %0" : : "i" (1 << CSR_MSTATUS_MIE));
  asm volatile ("nop");
  asm volatile ("nop");
  asm volatile ("nop");
  asm volatile ("nop");
}
}
 
 
 
 
/**********************************************************************//**
/**********************************************************************//**
 * Disable global CPU interrupts (via MIE flag in mstatus CSR).
 * Disable global CPU interrupts (via MIE flag in mstatus CSR).
 **************************************************************************/
 **************************************************************************/
inline void __attribute__ ((always_inline)) neorv32_cpu_dint(void) {
inline void __attribute__ ((always_inline)) neorv32_cpu_dint(void) {
 
 
  asm volatile ("csrrci zero, mstatus, %0" : : "i" (1 << CPU_MSTATUS_MIE));
  asm volatile ("csrrci zero, mstatus, %0" : : "i" (1 << CSR_MSTATUS_MIE));
  asm volatile ("nop");
  asm volatile ("nop");
  asm volatile ("nop");
  asm volatile ("nop");
}
}
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.