OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [lib/] [source/] [neorv32_cpu.c] - Diff between revs 12 and 14

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12 Rev 14
Line 51... Line 51...
 * @param[in] irq_sel CPU interrupt select. See #NEORV32_CPU_MIE_enum.
 * @param[in] irq_sel CPU interrupt select. See #NEORV32_CPU_MIE_enum.
 * @return 0 if success, 1 if error (invalid irq_sel).
 * @return 0 if success, 1 if error (invalid irq_sel).
 **************************************************************************/
 **************************************************************************/
int neorv32_cpu_irq_enable(uint8_t irq_sel) {
int neorv32_cpu_irq_enable(uint8_t irq_sel) {
 
 
  if ((irq_sel != CPU_MIE_MSIE) && (irq_sel != CPU_MIE_MTIE) && (irq_sel != CPU_MIE_MEIE)) {
  if ((irq_sel != CPU_MIE_MSIE) && (irq_sel != CPU_MIE_MTIE) && (irq_sel != CPU_MIE_MEIE) &&
 
      (irq_sel != CPU_MIE_FIRQ0E) && (irq_sel != CPU_MIE_FIRQ1E) && (irq_sel != CPU_MIE_FIRQ2E) && (irq_sel != CPU_MIE_FIRQ3E)) {
    return 1;
    return 1;
  }
  }
 
 
  register uint32_t mask = (uint32_t)(1 << irq_sel);
  register uint32_t mask = (uint32_t)(1 << irq_sel);
  asm volatile ("csrrs zero, mie, %0" : : "r" (mask));
  asm volatile ("csrrs zero, mie, %0" : : "r" (mask));
Line 69... Line 70...
 * @param[in] irq_sel CPU interrupt select. See #NEORV32_CPU_MIE_enum.
 * @param[in] irq_sel CPU interrupt select. See #NEORV32_CPU_MIE_enum.
 * @return 0 if success, 1 if error (invalid irq_sel).
 * @return 0 if success, 1 if error (invalid irq_sel).
 **************************************************************************/
 **************************************************************************/
int neorv32_cpu_irq_disable(uint8_t irq_sel) {
int neorv32_cpu_irq_disable(uint8_t irq_sel) {
 
 
  if ((irq_sel != CPU_MIE_MSIE) && (irq_sel != CPU_MIE_MTIE) && (irq_sel != CPU_MIE_MEIE)) {
  if ((irq_sel != CPU_MIE_MSIE) && (irq_sel != CPU_MIE_MTIE) && (irq_sel != CPU_MIE_MEIE) &&
 
      (irq_sel != CPU_MIE_FIRQ0E) && (irq_sel != CPU_MIE_FIRQ1E) && (irq_sel != CPU_MIE_FIRQ2E) && (irq_sel != CPU_MIE_FIRQ3E)) {
    return 1;
    return 1;
  }
  }
 
 
  register uint32_t mask = (uint32_t)(1 << irq_sel);
  register uint32_t mask = (uint32_t)(1 << irq_sel);
  asm volatile ("csrrc zero, mie, %0" : : "r" (mask));
  asm volatile ("csrrc zero, mie, %0" : : "r" (mask));

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.