OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [lib/] [source/] [neorv32_rte.c] - Diff between revs 70 and 71

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 70 Rev 71
Line 356... Line 356...
    neorv32_uart0_printf("Zfinx ");
    neorv32_uart0_printf("Zfinx ");
  }
  }
  if (tmp & (1<<SYSINFO_CPU_ZXSCNT)) {
  if (tmp & (1<<SYSINFO_CPU_ZXSCNT)) {
    neorv32_uart0_printf("Zxscnt(!) ");
    neorv32_uart0_printf("Zxscnt(!) ");
  }
  }
 
 
  if (tmp & (1<<SYSINFO_CPU_DEBUGMODE)) {
  if (tmp & (1<<SYSINFO_CPU_DEBUGMODE)) {
    neorv32_uart0_printf("Debug ");
    neorv32_uart0_printf("Debug ");
  }
  }
 
 
 
  // CPU extension options
 
  neorv32_uart0_printf("\nExtension options: ");
  if (tmp & (1<<SYSINFO_CPU_FASTMUL)) {
  if (tmp & (1<<SYSINFO_CPU_FASTMUL)) {
    neorv32_uart0_printf("FAST_MUL ");
    neorv32_uart0_printf("FAST_MUL ");
  }
  }
  if (tmp & (1<<SYSINFO_CPU_FASTSHIFT)) {
  if (tmp & (1<<SYSINFO_CPU_FASTSHIFT)) {
    neorv32_uart0_printf("FAST_SHIFT ");
    neorv32_uart0_printf("FAST_SHIFT ");
Line 580... Line 582...
 
 
  if (neorv32_uart0_available() == 0) {
  if (neorv32_uart0_available() == 0) {
    return; // cannot output anything if UART0 is not implemented
    return; // cannot output anything if UART0 is not implemented
  }
  }
 
 
  neorv32_uart0_print("The NEORV32 RISC-V Processor\n"
  neorv32_uart0_print("The NEORV32 RISC-V Processor, https://github.com/stnolting/neorv32\n"
                      "(c) 2021, Stephan Nolting\n"
                      "(c) 2022 by Stephan Nolting, BSD 3-Clause License\n\n");
                      "BSD 3-Clause License\n"
 
                      "https://github.com/stnolting/neorv32\n\n");
 
}
}
 
 
 
 
/**********************************************************************//**
/**********************************************************************//**
 * NEORV32 runtime environment: Print project logo
 * NEORV32 runtime environment: Print project logo
Line 646... Line 646...
 
 
  neorv32_uart0_print(
  neorv32_uart0_print(
  "\n"
  "\n"
  "BSD 3-Clause License\n"
  "BSD 3-Clause License\n"
  "\n"
  "\n"
  "Copyright (c) 2021, Stephan Nolting. All rights reserved.\n"
  "Copyright (c) 2022, Stephan Nolting. All rights reserved.\n"
  "\n"
  "\n"
  "Redistribution and use in source and binary forms, with or without modification, are\n"
  "Redistribution and use in source and binary forms, with or without modification, are\n"
  "permitted provided that the following conditions are met:\n"
  "permitted provided that the following conditions are met:\n"
  "\n"
  "\n"
  "1. Redistributions of source code must retain the above copyright notice, this list of\n"
  "1. Redistributions of source code must retain the above copyright notice, this list of\n"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.