OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [openocd/] [openocd_neorv32.cfg] - Diff between revs 69 and 72

Show entire file | Details | Blame | View Log

Rev 69 Rev 72
Line 1... Line 1...
# openOCD configuration file for generic FT2232H-based USB-jtag interface
# openOCD configuration file for generic FT2232H-based USB-jtag interface
# references: https://mcuoneclipse.com/2019/10/20/jtag-debugging-the-esp32-with-ft2232-and-openocd/
# references: https://mcuoneclipse.com/2019/10/20/jtag-debugging-the-esp32-with-ft2232-and-openocd/
 
 
# ----------------------------------------------
# ----------------------------------------------
# Interface configuration
# Interface/adapter configuration
# ----------------------------------------------
# ----------------------------------------------
 
 
# FT2232H pinout:
# FT2232H pinout:
# TCK:  D0
# TCK:  D0
# TDI:  D1
# TDI:  D1
# TDO:  D2
# TDO:  D2
# TMS:  D3
# TMS:  D3
# TRST: D4 (low-active, optional - pull input pin high if not used)
# TRST: D4 (low-active, optional - pull input pin high if not used)
 
 
adapter driver ftdi
adapter driver ftdi
ftdi_vid_pid 0x0403 0x6010
ftdi vid_pid 0x0403 0x6010
ftdi_channel 0
ftdi channel 0
ftdi_layout_init 0x0038 0x003b
ftdi layout_init 0x0038 0x003b
 
 
adapter speed 1000
adapter speed 1000
ftdi_layout_signal nTRST -ndata 0x0010 -noe 0x0040
ftdi layout_signal nTRST -ndata 0x0010 -noe 0x0040
transport select jtag
transport select jtag
 
 
# ----------------------------------------------
# ----------------------------------------------
# Target configuration
# Target configuration
# ----------------------------------------------
# ----------------------------------------------
Line 32... Line 32...
set _TARGETNAME $_CHIPNAME.cpu
set _TARGETNAME $_CHIPNAME.cpu
 
 
target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME
target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME
 
 
# ----------------------------------------------
# ----------------------------------------------
 
# Access memory via program buffer
 
# ----------------------------------------------
 
 
 
riscv set_mem_access progbuf
 
 
 
# ----------------------------------------------
# Scratch pad RAM
# Scratch pad RAM
# ----------------------------------------------
# ----------------------------------------------
 
 
# work area ("scratch pad RAM"): beginning of (internal) DMEM, 256 bytes, requires(!) backup
# work area ("scratch pad RAM"): beginning of (internal) DMEM, 256 bytes, requires(!) backup
$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 256 -work-area-backup 1
$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 256 -work-area-backup 1
 
 
 
# ----------------------------------------------
 
# Expose NEORV32-specific CSRs
 
# ----------------------------------------------
 
 
 
riscv expose_csrs 4032=mxisa
 
 
 
# ----------------------------------------------
 
# Start session
 
# ----------------------------------------------
 
 
 
init
 
halt
 
 
 
echo "Target HALTED."
 
echo "Ready for remote connections."

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.