OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [svd/] [neorv32.svd] - Diff between revs 70 and 72

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 70 Rev 72
Line 1206... Line 1206...
          Clock speed in Hz
          Clock speed in Hz
          0x00
          0x00
          read-only
          read-only
        
        
        
        
          CPU
 
          CPU core features
 
          0x04
 
          read-only
 
          
 
            SYSINFO_CPU_ZICSR[0:0]Zicsr extension (I sub-extension) available when set
 
            SYSINFO_CPU_ZIFENCEI[1:1]Zifencei extension (I sub-extension) available when set
 
            SYSINFO_CPU_ZMMUL[2:2]Zmmul extension (M sub-extension) available when set
 
            SYSINFO_CPU_ZFINX[5:5]Zfinx extension (F sub-/alternative-extension) available when set
 
            SYSINFO_CPU_ZXSCNT[6:6]Custom extension - Small CPU counters
 
            SYSINFO_CPU_ZICNTR[7:7]Basic CPU counters available when set
 
            SYSINFO_CPU_PMP[8:8]PMP (physical memory protection) extension available when set
 
            SYSINFO_CPU_ZIHPM[9:9]HPM (hardware performance monitors) extension available when set
 
            SYSINFO_CPU_DEBUGMODE[10:10]RISC-V CPU debug mode available when set
 
            SYSINFO_CPU_FASTMUL[30:30]fast multiplications (via FAST_MUL_EN generic) available when set
 
            SYSINFO_CPU_FASTSHIFT[31:31]fast shifts (via FAST_SHIFT_EN generic) available when set
 
          
 
        
 
        
 
          SOC
          SOC
          SoC features
          SoC features
          0x08
          0x08
          read-only
          read-only
          
          

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.