URL
https://opencores.org/ocsvn/nysa_sata/nysa_sata/trunk
[/] [nysa_sata/] [trunk/] [rtl/] [sata_defines.v] - Diff between revs 2 and 3
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 3 |
Line 24... |
Line 24... |
|
|
`ifndef __SATA_DEFINES__
|
`ifndef __SATA_DEFINES__
|
`define __SATA_DEFINES__
|
`define __SATA_DEFINES__
|
|
|
//Presuming 75MHz clock
|
//Presuming 75MHz clock
|
`define CLOCK_RATE (75000000)
|
`define SATA_CLOCK_RATE (75000000)
|
// 1 / 880uS = 1136 times per seconds
|
// 1 / 880uS = 1136 times per seconds
|
`define NORMAL_TIMEOUT (1000000) / 880
|
`define NORMAL_TIMEOUT (1000000) / 880
|
|
|
//Input/Output buffer sizes
|
//Input/Output buffer sizes
|
`define DATA_SIZE 32
|
`define DATA_SIZE 32
|
//2048 dwords
|
//2048 dwords
|
`define FIFO_ADDRESS_WIDTH 11
|
`define FIFO_ADDRESS_WIDTH 11
|
|
|
//880uS
|
//880uS
|
//`define INITIALIZE_TIMEOUT ((`CLOCK_RATE) / (`NORMAL_TIMEOUT))
|
//`define INITIALIZE_TIMEOUT ((`SATA_CLOCK_RATE) / (`NORMAL_TIMEOUT))
|
`define INITIALIZE_TIMEOUT 66000
|
`define INITIALIZE_TIMEOUT 66000
|
//`define SEND_WAKE_TIMEOUT 4E
|
//`define SEND_WAKE_TIMEOUT 4E
|
|
|
`define PRIM_ALIGN 32'h7B4A4ABC
|
`define PRIM_ALIGN 32'h7B4A4ABC
|
`define PRIM_SYNC 32'hB5B5957C
|
`define PRIM_SYNC 32'hB5B5957C
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.