URL
https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk
[/] [oms8051mini/] [trunk/] [rtl/] [8051/] [oc8051_b_register.v] - Diff between revs 25 and 36
Show entire file |
Details |
Blame |
View Log
| Rev 25 |
Rev 36 |
| Line 77... |
Line 77... |
//writing to b
|
//writing to b
|
//must check if write high and correct address
|
//must check if write high and correct address
|
always @(posedge clk or negedge resetn)
|
always @(posedge clk or negedge resetn)
|
begin
|
begin
|
if (resetn == 1'b0)
|
if (resetn == 1'b0)
|
data_out <= #1 `OC8051_RST_B;
|
data_out <=`OC8051_RST_B;
|
else if (wr) begin
|
else if (wr) begin
|
if (!wr_bit) begin
|
if (!wr_bit) begin
|
if (wr_addr==`OC8051_SFR_B)
|
if (wr_addr==`OC8051_SFR_B)
|
data_out <= #1 data_in;
|
data_out <=data_in;
|
end else begin
|
end else begin
|
if (wr_addr[7:3]==`OC8051_SFR_B_B)
|
if (wr_addr[7:3]==`OC8051_SFR_B_B)
|
data_out[wr_addr[2:0]] <= #1 bit_in;
|
data_out[wr_addr[2:0]] <=bit_in;
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
endmodule
|
endmodule
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
