URL
https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk
[/] [oms8051mini/] [trunk/] [rtl/] [8051/] [oc8051_divide.v] - Diff between revs 25 and 36
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 25 |
Rev 36 |
Line 110... |
Line 110... |
//
|
//
|
// divider works in four clock cycles -- 0, 1, 2 and 3
|
// divider works in four clock cycles -- 0, 1, 2 and 3
|
always @(posedge clk or negedge resetn)
|
always @(posedge clk or negedge resetn)
|
begin
|
begin
|
if (resetn == 1'b0) begin
|
if (resetn == 1'b0) begin
|
cycle <= #1 2'b0;
|
cycle <= 2'b0;
|
tmp_div <= #1 6'h0;
|
tmp_div <= 6'h0;
|
tmp_rem <= #1 8'h0;
|
tmp_rem <= 8'h0;
|
end else begin
|
end else begin
|
if (enable) cycle <= #1 cycle + 2'b1;
|
if (enable) cycle <= cycle + 2'b1;
|
tmp_div <= #1 div_out[5:0];
|
tmp_div <= div_out[5:0];
|
tmp_rem <= #1 rem_out;
|
tmp_rem <= rem_out;
|
end
|
end
|
end
|
end
|
|
|
//
|
//
|
// assign outputs
|
// assign outputs
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.