OpenCores

URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [rtl/] [8051/] [oc8051_ram_256x8_two_bist.v] - Diff between revs 2 and 20

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2	Rev 20
Line 93...	Line 93...
`input scanb_en;`	`input scanb_en;`
`endif	`endif


`ifdef OC8051_RAM_XILINX	`ifdef OC8051_RAM_XILINX
`xilinx_ram_dp xilinx_ram(`	`xilinx_ram_dp u_ram(`
`// read port`	`// read port`
`.CLKA(clk),`	`.CLKA(clk),`
`.RSTA(rst),`	`.RSTA(rst),`
`.ENA(rd_en),`	`.ENA(rd_en),`
`.ADDRA(rd_addr),`	`.ADDRA(rd_addr),`
Line 121...	Line 121...

`elsif OC8051_RAM_VIRTUALSILICON	`elsif OC8051_RAM_VIRTUALSILICON

`elsif OC8051_RAM_ACTEL	`elsif OC8051_RAM_ACTEL

`oc8051_actel_ram_256x8 oc8051_ram1(`	`oc8051_actel_ram_256x8 u_ram(`
`.RWCLK ( clk ),`	`.RWCLK ( clk ),`
`.RESET ( rst ),`	`.RESET ( rst ),`
`.REN ( rd_en ),`	`.REN ( rd_en ),`
`.RADDR ( rd_addr ),`	`.RADDR ( rd_addr ),`
`.RD ( rd_data ),`	`.RD ( rd_data ),`
Line 136...	Line 136...
`);`	`);`


`elsif OC8051_RAM_GENERIC	`elsif OC8051_RAM_GENERIC

`generic_dpram #(8, 8) oc8051_ram1(`	`generic_dpram #(8, 8) u_ram(`
`.rclk ( clk ),`	`.rclk ( clk ),`
`.rrst ( rst ),`	`.rrst ( rst ),`
`.rce ( rd_en ),`	`.rce ( rd_en ),`
`.oe ( 1'b1 ),`	`.oe ( 1'b1 ),`
`.raddr ( rd_addr ),`	`.raddr ( rd_addr ),`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.