URL
https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk
[/] [oms8051mini/] [trunk/] [rtl/] [8051/] [oc8051_ram_256x8_two_bist.v] - Diff between revs 25 and 36
Show entire file |
Details |
Blame |
View Log
Rev 25 |
Rev 36 |
Line 168... |
Line 168... |
//
|
//
|
// writing to ram
|
// writing to ram
|
always @(posedge clk)
|
always @(posedge clk)
|
begin
|
begin
|
if (wr)
|
if (wr)
|
buff[wr_addr] <= #1 wr_data;
|
buff[wr_addr] <= wr_data;
|
end
|
end
|
|
|
//
|
//
|
// reading from ram
|
// reading from ram
|
always @(posedge clk or negedge resetn)
|
always @(posedge clk or negedge resetn)
|
begin
|
begin
|
if (resetn == 1'b0)
|
if (resetn == 1'b0)
|
rd_data <= #1 8'h0;
|
rd_data <= 8'h0;
|
else if ((wr_addr==rd_addr) & wr & rd_en)
|
else if ((wr_addr==rd_addr) & wr & rd_en)
|
rd_data <= #1 wr_data;
|
rd_data <= wr_data;
|
else if (rd_en)
|
else if (rd_en)
|
rd_data <= #1 buff[rd_addr];
|
rd_data <= buff[rd_addr];
|
end
|
end
|
`endif //OC8051_RAM_XILINX
|
`endif //OC8051_RAM_XILINX
|
|
|
endmodule
|
endmodule
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.