URL
https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk
Show entire file |
Details |
Blame |
View Log
Rev 31 |
Rev 32 |
Line 10... |
Line 10... |
set failedx = 0;
|
set failedx = 0;
|
set all_testsm = 0;
|
set all_testsm = 0;
|
set all_testsi = 0;
|
set all_testsi = 0;
|
set all_testsx = 0;
|
set all_testsx = 0;
|
|
|
set misc_tests=(uart_test_1 spi_test_1 i2cm_test_1)
|
set misc_tests=(spi_test_1)
|
set risc_int_tests=(fib divmul sort gcd cast xram i2cm_burst_wrrd)
|
set risc_int_tests=(uart_lb fib divmul sort gcd cast xram i2cm_burst_wrrd)
|
|
|
|
|
echo " Compiling with cadence tools - irun "
|
echo " Compiling with cadence tools - irun "
|
|
|
if (${COV} == 0) then
|
if (${COV} == 0) then
|
Line 89... |
Line 89... |
foreach risc_int_test ($risc_int_tests)
|
foreach risc_int_test ($risc_int_tests)
|
@ i += 1;
|
@ i += 1;
|
#echo ""
|
#echo ""
|
|
|
\cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
|
\cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
|
$ELAB +DUMP +INTERNAL_ROM -l ../log/run.log
|
$ELAB +DUMP +${risc_int_test} +INTERNAL_ROM -l ../log/run.log
|
if ($status != 0) then
|
if ($status != 0) then
|
cat ../log/run.log
|
cat ../log/run.log
|
exit
|
exit
|
else if (`tail ../log/run.log | grep PASSED` == "") then
|
else if (`tail ../log/run.log | grep PASSED` == "") then
|
echo "### test ${i}: ${risc_int_test} --> FAILED"
|
echo "### test ${i}: ${risc_int_test} --> FAILED"
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.