OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [Open8 Tools/] [open8_src/] [open8_as/] [opcodes_v8urisc.c] - Diff between revs 178 and 290

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 178 Rev 290
Line 32... Line 32...
  { "BNGP5 x", 0x95, 1, 0 },
  { "BNGP5 x", 0x95, 1, 0 },
  { "BNGP6 x", 0x96, 1, 0 },
  { "BNGP6 x", 0x96, 1, 0 },
  { "BNGP7 x", 0x97, 1, 0 },
  { "BNGP7 x", 0x97, 1, 0 },
  { "BNI x", 0x93, 1, 0 },
  { "BNI x", 0x93, 1, 0 },
  { "BNN x", 0x92, 1, 0 },
  { "BNN x", 0x92, 1, 0 },
 
  { "BNS x", 0x94, 1, 0 },
  { "BNZ x", 0x90, 1, 0 },
  { "BNZ x", 0x90, 1, 0 },
 
 
  { "BRC x", 0x99, 1, 0 },
  { "BRC x", 0x99, 1, 0 },
  { "BRGP4 x", 0x9c, 1, 0 },
  { "BRGP4 x", 0x9c, 1, 0 },
  { "BRGP5 x", 0x9d, 1, 0 },
  { "BRGP5 x", 0x9d, 1, 0 },
  { "BRGP6 x", 0x9e, 1, 0 },
  { "BRGP6 x", 0x9e, 1, 0 },
  { "BRGP7 x", 0x9f, 1, 0 },
  { "BRGP7 x", 0x9f, 1, 0 },
  { "BRI x", 0x9b, 1, 0 },
  { "BRI x", 0x9b, 1, 0 },
  { "BRK", 0xbb, 0, 0 },
  { "BRK", 0xbb, 0, 0 },
  { "BRN x", 0x9a, 1, 0 },
  { "BRN x", 0x9a, 1, 0 },
 
  { "BRS x", 0x9c, 1, 0 },
  { "BRZ x", 0x98, 1, 0 },
  { "BRZ x", 0x98, 1, 0 },
 
 
  { "BTT 0", 0x60, 0, 0 },
  { "BTT 0", 0x60, 0, 0 },
  { "BTT 1", 0x61, 0, 0 },
  { "BTT 1", 0x61, 0, 0 },
  { "BTT 2", 0x62, 0, 0 },
  { "BTT 2", 0x62, 0, 0 },
Line 60... Line 62...
  { "CLP PSR_GP5", 0x6d, 0, 0 },
  { "CLP PSR_GP5", 0x6d, 0, 0 },
  { "CLP PSR_GP6", 0x6e, 0, 0 },
  { "CLP PSR_GP6", 0x6e, 0, 0 },
  { "CLP PSR_GP7", 0x6f, 0, 0 },
  { "CLP PSR_GP7", 0x6f, 0, 0 },
  { "CLP PSR_I", 0x6b, 0, 0 },
  { "CLP PSR_I", 0x6b, 0, 0 },
  { "CLP PSR_N", 0x6a, 0, 0 },
  { "CLP PSR_N", 0x6a, 0, 0 },
 
  { "CLP PSR_S", 0x6c, 0, 0 },
  { "CLP PSR_Z", 0x68, 0, 0 },
  { "CLP PSR_Z", 0x68, 0, 0 },
 
 
  { "CLR R0", 0x28, 0, 0 },
  { "CLR R0", 0x28, 0, 0 },
 
 
  { "CMP R0", 0x78, 0, 0 },
  { "CMP R0", 0x78, 0, 0 },
Line 262... Line 265...
  { "STP PSR_GP5", 0x5d, 0, 0 },
  { "STP PSR_GP5", 0x5d, 0, 0 },
  { "STP PSR_GP6", 0x5e, 0, 0 },
  { "STP PSR_GP6", 0x5e, 0, 0 },
  { "STP PSR_GP7", 0x5f, 0, 0 },
  { "STP PSR_GP7", 0x5f, 0, 0 },
  { "STP PSR_I", 0x5b, 0, 0 },
  { "STP PSR_I", 0x5b, 0, 0 },
  { "STP PSR_N", 0x5a, 0, 0 },
  { "STP PSR_N", 0x5a, 0, 0 },
 
  { "STP PSR_S", 0x5c, 0, 0 },
  { "STP PSR_Z", 0x58, 0, 0 },
  { "STP PSR_Z", 0x58, 0, 0 },
 
 
  { "STX R0", 0xd0, 0, 0 },
  { "STX R0", 0xd0, 0, 0 },
  { "STX R1", 0xd1, 0, 0 },
  { "STX R1", 0xd1, 0, 0 },
  { "STX R2", 0xd2, 0, 0 },
  { "STX R2", 0xd2, 0, 0 },

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.